PE43502 PEREGRINE | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 11
Technical content
Table 1. Electrical Specifications @ +25°C, VDD = 3.3 V or 5.0 V
4 GHz ≤ 6 GHz
Figure 3. 0.5dB Step Error vs. Frequency*
900 MHz
2200 MHz
3800 MHz
5800 MHz
Figure 4. 1dB Attenuation vs. Attenuation State Note 1. Please note Maximum Operating Pin (50Ω) of +23dBm as shown in Table 3.
Table 2. Pin Descriptions Figure 13. Pin Configuration (Top View)
1 GND Ground
2 V DD Power supply pin
3 P̅/S Serial/Parallel mode select
4 GND Ground
5 RF1 RF1 port
14 RF2 RF2 port
15 GND Ground
16 LE Serial interface Latch Enable input
17 CLK Serial interface Clock input
18 SI Serial interface Data input
19 GND Ground
20 C8 (D5) Parallel control bit, 8 dB
21 C4 (D4) Parallel control bit, 4 dB
22 C2 (D3) Parallel control bit, 2 dB
23 C1 (D2) Parallel control bit, 1 dB
must be grounded for proper device operation. devices are immune to latch-up. The PE43503 has a maximum 25 kHz switching rate. DSA can be toggled across attenuation states. maximum for extended periods may reduce reliability. the 24-lead 4x4 QFN package is MSL1. Figure 14. Maximum Power Handling Capability Table 3. Operating Ranges Table 4. Absolute Maximum Ratings
20 MHz ≤ 6 GHz
Note: Ground C0.5, C1 C2, C4, C8, if not in use.
Table 5. Control Voltage Table 6. Latch and Clock Specifications L L L L L L L L Reference I.L. Table 8. Attenuation Word Truth Table Table 9. Serial Register Map Table 7. Parallel Truth Table
©2008-2009 Peregrine Semiconductor Corp. All rights reserved. Document No. 70-0247-06 │ UltraCMOS™ RFIC Solutions Programming Options Parallel/Serial Selection Either a parallel or serial interface can be used to control the PE43502. The P̅/S bit provides this selection, with P̅/S=LOW selecting the parallel interface and P̅/S=HIGH selecting the serial interface. Parallel Mode Interface The parallel interface consists of five CMOS- compatible control lines that select the desired attenuation state, as shown in Table 7. The parallel interface timing requirements are defined by Fig. 16 (Parallel Interface Timing Diagram), Table 11 (Parallel Interface AC Characteristics), and switching speed (Table 1). For latched-parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Fig. 16) to latch new attenuation state into device. For direct parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire, switches, or jumpers). Serial Interface The serial interface is a 8-bit serial-in, parallel-out shift register buffered by a transparent latch. The 8- bits make up the Attenuation Word that controls the DSA. Fig. 15 illustrates a example timing diagram for programming a state. The serial-interface is controlled using three CMOS- compatible signals: Serial-In (SI), Clock (CLK), and Latch Enable (LE). The SI and CLK inputs allow data to be serially entered into the shift register. Serial data is clocked in LSB first. The shift register must be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data into the DSA. Attenuation Word truth table is listed in Table 8. A programming example of the serial register is illustrated in Table 9. The serial timing diagram is illustrated in Fig. 15. It is required that all parallel pins be grounded when the DSA is used in serial mode. Power-up Control Settings The PE43502 will always initialize to the maximum attenuation setting (15.5 dB) on power-up for both the serial and latched-parallel modes of operation and will remain in this setting until the user latches in the next programming word. In direct-parallel mode, the DSA can be preset to any state within the 15.5 dB range by pre-setting the parallel control pins prior to power-up. In this mode, there is a 400-µs delay between the time the DSA is powered-up to the time the desired state is set. During this power-up delay, the device attenuates to the maximum attenuation setting (15.5 dB) before defaulting to the user defined state. If the control pins are left floating in this mode during power-up, the device will default to the minimum attenuation setting (insertion loss state). Dynamic operation between serial and parallel programming modes is possible. If the DSA powers up in serial mode (P̅/S = HIGH), all the parallel control inputs DI[5:1] must be set to logic low. Prior to toggling to parallel mode, the DSA must be programmed serially to ensure D[7] is set to logic low. If the DSA powers up in either latched or direct- parallel mode, all parallel pins DI[5:1] must be set to logic low prior to toggling to serial mode (P̅/S = HIGH), and held low until the DSA has been programmed serially to ensure bit D[7] is set to logic low. The sequencing is only required once on power- up. Once completed, the DSA may be toggled between serial and parallel programming modes at will.
PE43502 Digital Step Attenuator. software is set to program in Direct-Parallel mode. attenuation state is enabled or disabled. Parallel is selected in the software. Figure 17. Evaluation Board Layout attenuation state is enabled or disabled.
Figure 19. Package Drawing Figure 18. Evaluation Board Schematic Note: Capacitors C1-C8, C13, & C14 may be omitted.
1 CL OCK
2 DATA
4 GND
1 CP25
2 VDD
3 S/P
5 RF1
6 GND
7 GN D
8 GN D
9 GN D
10 GN D
11 GN D
12 GN D
Peregrine Semiconductor Corporation
9380 Carroll Park Drive
San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499 Europe Peregrine Semiconductor Europe Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax : +33-1-4741-9173 For a list of representatives in your area, please refer to our Web site at: www.psemi.com Data Sheet Identification Advance Information The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form). The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user’s own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. Peregrine’s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. High-Reliability and Defense Products Americas San Diego, CA, USA Phone: 858-731-9475 Fax: 848-731-9499 Europe/Asia-Pacific Aix-En-Provence Cedex 3, France Phone: +33-4-4239-3361 Fax: +33-4-4239-7227 Peregrine Semiconductor, Asia Pacific (APAC) Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652 Peregrine Semiconductor, Korea #B-2607, Kolon Tripolis, 210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-943 South Korea Tel: +82-31-728-3939 Fax: +82-31-728-3940 Peregrine Semiconductor K.K., Japan Teikoku Hotel Tower 10B-6 1-1-1 Uchisaiwai-cho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213