ICS421-05 ICST | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 5
Technical content
Features
- Ultra-low operating voltage from 1.8 V to 2.4 V
- 10 mA supply current
- 27 MHz input clock frequency
- Fixed 24.576 MHz clock supports IEEE1394
- Fixed 12 MHz clock supports USB
- Fixed 72 MHz CCD clock
- Packaged in 8-pin TSSOP (Pb free) Block Diagram Clock Buffer CLKIN
27 MHz
24.576M VDD GND CCD/ USB PLL 72M OE_USB
DIGITAL VIDEO CAMERA CLOCK MDS 421-05 B Revision 072304 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS421-05 Pin Assignment OE_USB Operation Table Pin Descriptions External Components Series Termination Resistor Clock output traces over one inch should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω. Decoupling Capacitor As with any high-performance mixed-signal IC, the ICS421-05 must be isolated from system power supply noise to perform optimally. A decoupling capacitor of 0.01µF must be connected between VDD and the PCB ground plane. PCB Layout Recommendations For optimum device performance and lowest output phase noise, the following guidelines should be observed. 1) The 0.01µF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical. 2) To minimize EMI, the 33Ω series termination resistor (if needed) should be placed close to the clock output. 3) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the ICS421-05. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device. CLKIN VDD GND 12M 24.576M VDD 72M OE_USB 8 pin (173 mil) TSSOP OE_USB Function Output tri-state Output running Pin Number Pin Name Pin Type Pin Description CLKIN Input 27 MHz single ended clock input. VDD Power Connect to voltage supply. GND Power Connect to ground. 24.576M Output 24.576 MHz clock output. 72M Output 72 MHz clock output for CCD. VDD Power Connect to voltage supply. 12M Output 12 MHz clock output for USB. OE_USB Input Output enable for 12M clock for USB. See table for functionality, internal pull-down.
DIGITAL VIDEO CAMERA CLOCK MDS 421-05 B Revision 072304 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS421-05 Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS421-05. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Recommended Operating Conditions VDD = 1.8 V to 2.4 V, Ambient Temperature 0 to +70°C, unless stated otherwise Item Rating Supply Voltage, VDD -0.5 V to 7 V All Inputs and Outputs -0.5 V to VDD +0.5 V Ambient Operating Temperature 0 to +70 °C Storage Temperature -65 to +150 °C Junction Temperature 125 °C Soldering Temperature 260 °C Parameter Min. Typ. Max. Units Ambient Operating Temperature +70 Power Supply Voltage (measured in respect to GND) +1.8 +2.4 V Parameter Symbol Conditions Min. Typ. Max. Units Operating Voltage VDD 1.80 2.40 V Input High Voltage VIH CLKIN VDD/2+0.5 V Input Low Voltage VIL CLKIN VDD/2-0.5 V Input High Voltage VIH OE_USB pin TBD V Input Low Voltage VIL OE_USB pin TBD V Output High Voltage VOH VDD = 2.4 V, IOH = -4 mA 1.9 V Output Low Voltage VOL VDD = 2.4 V, IOL = 4 mA 0.4 V Output High Voltage VOH VDD = 1.8 V IOH = -4 mA 1.4 V Output Low Voltage VOL VDD = 1.8 V IOL = 4 mA 0.4 V Operating Supply Current IDD No load, 3 out mA
DIGITAL VIDEO CAMERA CLOCK MDS 421-05 B Revision 072304 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS421-05 Notes: 1. Nominal switching threshold is VDD/2 VDD = 1.8 V to 2.4 V, Ambient Temperature 0 to +70°C, unless stated otherwise Thermal Characteristics Marking Diagram Notes: 2. YYWW is the last two digits of the year, and the week number that the part was assembled. 3. “L” designates Pb (lead) free package. Short Circuit Current IOS Each output mA Nominal Output Impedance Zo W On-chip Pull-down Resistor OE_USB 150 kΩ Parameter Symbol Conditions Min. Typ. Max. Units Input Frequency Clock Input MHz Output Rise Time tOR VDD=2.4 V, 20% to 80%, CL=10 pF 1.8 ns Output Fall Time tOF VDD=2.4 V, 80% to 20%, CL=10 pF 1.8 ns Output Rise Time tOR VDD=1.8 V, 20% to 80%, CL=10 pF 2.5 ns Output Fall Time tOF VDD=1.8 V, 80% to 20%, CL=10 pF 2.5 ns Output Clock Duty Cycle at VDD/2 Absolute Pk-Pk Jitter
72 MHz output clock
±200 ps PLL Lock Time within 1% Power OFF to lock ms Parameter Symbol Conditions Min. Typ. Max. Units Parameter Symbol Conditions Min. Typ. Max. Units Thermal Resistance Junction to Ambient θJA Still air 110 °C/W θJA 1 m/s air flow 100 °C/W θJA 3 m/s air flow °C/W Thermal Resistance Junction to Case θJC °C/W YYWW 21G5L
DIGITAL VIDEO CAMERA CLOCK MDS 421-05 B Revision 072304 Integrated Circuit Systems ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com ICS421-05 Package Outline and Package Dimensions (8-pin TSSOP, 173 Mil. Body) Package dimensions are kept current with JEDEC Publication No. 95
Ordering Information
“LF” denotes Pb (lead) free package. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. Part / Order Number Marking Shipping Packaging Package Temperature ICS421G-05LF 21G5L Tubes 8-pin TSSOP 0 to +70 °C ICS421G-05LFT Tape & Reel 8-pin TSSOP 0 to +70 °C INDEX AREA D E SEATING PLANE A e - C - b aaa C c L Millimeters Inches Symbol Min Max Min Max A 1.20 0.047 0.05 0.15 0.002 0.006 0.80 1.05 0.032 0.041 b 0.19 0.30 0.007 0.012 C 0.09 0.20 0.0035 0.008 D 2.90 3.10 0.114 0.122 E
6.40 BASIC
0.252 BASIC
4.30 4.50 0.169 0.177 e
0.65 Basic
0.0256 Basic
L 0.45 0.75 0.018 0.030 α aaa 0.10 0.004