U2102B

U2102B TEMIC | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 16

Technical content

Features

/C0068Integrated reverse phase control /C0068Two- or three-wire applications /C0068Mode selection: – Zero-voltage switch with static output – Two-stage reverse phase control with switch-off – Two-stage reverse phase control /C0068Current monitoring: – High-speed short-circuit monitoring with output – High-current monitoring with integrating buffer /C0068Integrated chip temperature monitoring /C0068Adjustable and retriggerable tracking time /C0068External window adjustment for sensor input /C0068Enable input for triggering

Applications

/C0068Motion detectors /C0068Time-delay relays /C0068Dimmers /C0068Reverse phase controls /C0068Timers V Ref Divider Control logic V oltage limitation Synchronization Push pullRC oscillator Triggering with buffers V oltage monitoring Temperature monitoring Reverse phase control Programing Current monitoring Test logic 94 8666 Figure 1. Block diagram

47 F/25 V

2 Ramp

Figure 2. Block diagram with typical circuit for dc loads

Rev. A1, 30-May-96 3 (16) Pin Description Pin Symbol Function

1 V Ref Reference voltage 5 V

2 C Ramp Ramp, capacitance

3 R Ramp Current setting for ramp

4 Control Control voltage

5 Osc RC oscillator

6 Prog. Tri state programing

7 EN Enable-input

8 Trigger Trigger-input (window)

9 V 9 Window-adjustment

10 Test Test output

11 II Input current monitoring

12 Ioff Fast output current monitoring

13 GND Ground

14 V O Output voltage

16 Sync Synchronization input

V Ref C Ramp R Ramp Control Osc Prog. EN Trigger Sync +V S V O GND Ioff II Test V 9 94 8619

an internal threshold of approximately 8 V . Figure 3. Power supply for dc loads (R1 is identical with Rsync)

Rev. A1, 30-May-96 8 (16) RC Oscillator, Pin 5 An internal RC oscillator with following divider stage 1:2 11 permits a very long and reproducible tracking time. The RC values for a certain tracking time, tt, are calcu- lated as follows: R 2 (k/C0087)/C0043tt(s) 103 1.4/C00322048 C 2 (/C0109F) C 2 (/C0109F) /C0043tt(s) 103 1.4 /C00322048 R 2 (k/C0087) In reverse phase control mode, switchover from maxi- mum current flow angle to the value set at Pin 4 takes place after expiry of 3/4 of the total tracking time t Current Monitoring, Pins 11 and 12 The current monitoring circuit integrated in the U2102B represents a double electronic fuse. The circuit measures the current flowing through the power switch by way of the voltage drop across the shunt resistor R sh. This voltage is supplied to Pin 11. If this voltage exceeds a value of 500 mV because of a high load current (e.g., short- circuit), the switch-off latch is set and the switching output Pin 11 closes immediately. Pin 11 can be connected to the gate via a resistor or network, depending on load conditions, thus allowing the switch-off behavior to be adapted to the respective requirements. The short- circuit current is reduced to a problem-free value by this procedure. There is a second threshold at 100 mV . The output stage is disabled if the voltage at Pin 11 exceeds this value and if it reaches this value for 120 ms in every half-wave without exceeding the switch-off threshold of 500 mV . Since high voltage peaks would be caused by switching off due to the line and leakage inductances, the output stage is not switched-off immediately but is simply not enabled in the next half-wave. The circuit is designed so that it also switches off in the case of changing over- currents which do not occur in every half-wave. But in this case the switch-off time is larger.

Rev. A1, 30-May-96 9 (16) Absolute Maximum Ratings Reference point Pin 13, unless otherwise specified Parameters Symbol Value Unit Power supply Current Pin 15 t < 10 /C0109s IS is mA Synchronization Input current Pin 16 t /C0118 10 /C0109s II ii mA Reference voltage source Output current Pin 1 – IRef 10 mA Push-pull output stage Output current Pin 14 t /C0118 2 ms Pin 14 /C0034 IO /C0034 io mA Input currents Pin 2 Pin 2 Pin 3 Pin 10 Pin 12 –II II –II /C0034 II II 0.2 mA Input voltages Pins 4, 5, 7, 8, 9 and 11 Pins 6 and 12 V I V I

0 V to V1

Storage temperature range Tstg – 40 to + 125 °C Junction temperature Tj + 125 °C Ambient temperature Tamb – 10 to + 100 °C Thermal Resistance Parameters Symbol Value Unit Junction ambient DIP 16 SO 16 on PC board SO 16 on ceramic R thJA 120 180 100 K/W

Rev. A1, 30-May-96 10 (16)

Electrical Characteristics

V S = 15.0 V , fmains = 50 Hz, Tamb = 25°C, reference point Pin 13, unless otherwise specified Parameters Test Conditions / PinSymbol Min. Typ. Max. Unit Supply voltage limitation IS = 2 mA Pin 15 IS = 5 mA V S V S 15.2 17.2 V Current consumption V S = 15 V Pin 15 IS 2 mA Voltage monitoring Pin 15 Switch-on threshold Switch-off threshold Undervoltage threshold V SON V SOFF V 15 14.8 10.4 11.7 12.5 16.5 11.6 13.3 V Reference voltage – I1 = 0 to 5 mA Pin 1 V Ref 4.75 5 5.25 V Synchronization V oltage limitation Input current Zero crossing switch-on threshold Zero crossing switch-off threshold I16 = 2 mA Pin 16-15 V 16 = 0 V Pin 16 Pin 16 Pin 16 V limit – II V TON V TOFF 7.3 7.9 0.8 100 7.7 8.3 8.1 8.7 V /C0109A V V Reverse phase control Pin 3 Ramp current setting Input current Input voltage I3 = – 10 /C0109A – II V 3 4.7 5 5.3 /C0109A V Ramp I3 = – 10 /C0109A Pin 2 Charging current 1 Charging current 2 Discharge impedance Switch-on threshold, output stage Discharge threshold voltage Pin 2-1 – Ich1 – Ich2 R dis V TON V dis 410 450 600 490 /C0109A /C0109A k/C0087 mV mV Control voltage Pin 4 Input voltage Input current V 13 /C0118 V4 /C0118 Vl V I /C0034II

0 V Ref

V nA Programing, tri state input Pin 6 Input current V 13 /C0118 V6 /C0118 V15 /C0034II 1 /C0109A Operating mode: Static zero-voltage switch 1 V Ref+0 3Static zero-voltage switch 2-stage reverse phase control with it h ff V I V Ref +1 V Ref+0.3 V S V switch-off 2-stage reverse phase control 0 0.3 RC oscillator Pin 5 Input current Upper threshold Lower threshold Discharge impedance V 13 /C0118 V5 < 3.6 V /C0034II V TU V TL R dis 3.6 0.9 500 4.4 1.1 nA V V k/C0087

Rev. A1, 30-May-96 11 (16) Parameters Test Conditions / PinSymbol Min. Typ. Max. Unit Window discriminator Input current 0 V /C0118 V8 /C0118 Vl Pin 8 /C0034Ii 500 nA Upper threshold Lower threshold Pins 8 and 9V TU V TL 0.55 /C0064 VRef + (0.2 /C0064V 9) 0.45 /C0064 VRef – (0.2 /C0064V 9) V Input current window adjustment0 V /C0118 V9 /C0118 V1 Pin 9 /C0034Ii 500 nA Minimum window: Lower threshold Upper threshold V 9 = V13 Pin 8 V TL1 V TU1 2.05 2.55 2.75 3.75 2.45 2.95 V Maximum window: Lower threshold Upper threshold V 9 = V1 Pin 8 V TL2 V TU2 1.1 3.4 1.25 3.75 1.4 4.1 V Enable-Schmitt trigger Pin 7 Input current 0 V /C0118 V7 /C0118 Vl /C0034Ii 500 nA Enable threshold V T 2.3 2.5 2.7 V Blocking threshold: Output stage OFF Output stage ON, except in the case of two-stage reverse phase control in second stage (/C0097) V T 1.8 0.45 0.5 2.2 0.55 V Threshold for test mode V T 85 100 115 mV Current monitoring Pin 11 Input current Switch-off threshold 1 Switch-off threshold 2

0 V /C0118 V11 /C0118 V1 /C0034Ii

Leakage current V 11 < 450 mV , V12 /C0118 V15 Ilkg 1 /C0109A Saturation voltage V 11 > 550 mV I12 = 0.5 mA I12 = 10 mA V Sat V Sat 1.0 1.2 V V Push-pull output stage Upper saturation voltage, ON state I14 = –10 mA Pins 14 and 15 –V Sat 2.4 V Lower saturation voltage, OFF state I14 = 10 mA Pin 14 V SatL 1.2 V Output current ON state Pin 14 OFF state –IO IO mA

Rev. A1, 30-May-96 12 (16)

230 V /C0088

1 M /C0087 22 k/C0087

Figure 9. House number or staircase illumination for ac loads

Figure 10. Zero voltage switch mode for ac loads

1 M /C0087

Figure 11. Reverse phase control for ac loads

Rev. A1, 30-May-96 15 (16) Dimensions in mm 94 9128 94 8875

Rev. A1, 30-May-96 16 (16) Ozone Depleting Substances Policy Statement It is the policy of TEMIC TELEFUNKEN microelectronic GmbH to 1. Meet all present and future national and international statutory requirements. 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment. It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs). The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances. TEMIC TELEFUNKEN microelectronic GmbH semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents. 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively. TEMIC can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances. We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use. TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423