TMP90C041-15 TOSHIBA | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 12

Technical content

TLCS-90 Series TMP90C041-15 oe CMOS 8-Bit Microcontrollers (3) Memory expansion External program memory: 64K byte TMP90C041N-15/TMP90C041F-15 External data memory: 1M byte (4) 8-bit A/D converter (6 channels) 1. Outline and Characteristics (6) _ General-purpose serial interface (1 channel) The TwP90cO4 A S| is a high-speed advanced 8-bit Asynchronous mode, V/O interface mode microcontroller applicable to a variety of equipment. Multi-function 16-bit timer/ it han With its 8-bit CPU, A/D converter, multi-function timer/ 5 Sb ti mors (8 et neh) event counter (1 channe) event counter and general-purpose serial interface integrated . into a single CMOS chip, the TMP90C041-15 allows the (8) Stepping motor control port (2 channels) expansion of external memories for programs (up to 64K byte) 9) _~—_—Input/Output ports (28 pins) and data (1M byte). (10) _ Interrupt function: 10 internal interrupts and 4 extemal inter- The TMP90C041-15 is 15MHz version of TMP90C041. rupts The TMPS0C041N-15 is a 64-pin shrink DIP product. (11) Micro Direct Memory Access (uDMA) function (SDIP64-P750) (11 channels) The TMP90C041F-15 is a 64-pin flat package product. 7 (QFP64-P1420A) (12) Watchdog timer The characteristics of the TMP90C041 include: (18) Standby function (4 HALT modes) (1) Powerful instructions: 163 basic instructions, including Multiplication, division, 16-bit arithmetic operations, bit manipulation instructions (2) — Minimum instruction executing time: 267ns (at 15MHz oscillation frequency) ‘The information contained here is subjecto change without notice, The information contained herein is presented only as guide forthe applications of cur products. No responsibltyis assumed by TOSHIBA for any infringements of patens o other ight ofthe thd parties \\which may result rom use. No license is granted by implication or otherwise under any pater o patent rights of TOSHIBA or others. These TOSHIBA products ae iniended lor usage in general electronic {equipments (office equipment, communication equipment, measuring equipment, domestic electrification etc) Please make sure thal you consut wih us belore you use these TOSHIBA productsin equip- ‘ments which requie high quality andor reebilty, and in equipments which could have major impact othe welfare of human We. (atomic energy cont, spaceship, Valic signal, combustion conor aliypes ‘Of safety devices. etc.) TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consuttation with TOSHIBA, EE TOSHIBA CORPORATION WN2 BB 9097249 0033613 T43

707703 STEPPING

Figure 1. TMP90C 041-15 Block Diagram

od SCCECCECESSOSLS! HHARAGRARAGAAAARATA MONT scunyes2 OG fo as corey OY fro ar (eu Cod Fr a ood bo 40 od fo x2 oe ood Eo xi one od Fro vain ver SO Fr or soo od Fr 0s wore EH B= ° (anew Cod foo oa (oars SO Fro o: AGAR ALANAH ALANA ALATA ANAL ApAH AAT ESE 2 FFSE EEPEETRESS® Pes egaorRaces ee ee i teetet es: 2 & e2é Figure 2.1 (2). Pin Assignment (Flat Package)

2.2 Pin Names and Functions

The names of input/output pins and their functions are summarized in Table 2.2. Table 2.2 Pin Names and Functions (1/3) 7 a a a ro . ia Receiver Serial Dala pa Port 32: 1-bit input port ia oink AIS sok rs ino va : ies a So) eS P37 Port 37: 4-bit input port ANAT ‘Wait: Input pin for connecting slow speed memory or peripheral LSI pao Pa Port 4: 4-bit output port that allows selection of Port/Address Bus on bit basis IMG -A19 ‘Address bus: Also functions as address bus for extemal memory (4 bits of bank address) 4n2 TOSHIBA CORPORATION mi 9097249 O033b1b 79°

Table 2.2 Pin Names and Functions (2/2) [tae [ire [ones [ei 70 Fi a a 0-68 [0 Poteet vp ans eon ont | p03 [it [inert psertawdon | — a P80 Interrupt request pin 0: Interrupt request pin (Level/rising edge is INTO brogrammable) TU TS ANT programmable) ma “YW _S ve itz 1 |e | : | i ee ee 'Non-maskable interrupt request pin: Falling edge interrupt request pin ee ee Pulled up internally during resetting, a internal ROM. [rt rit ar | f i sta or ceramic Pome ee | a 1) Lvs (6p Tic 09) JosMBacenronaTioN SSS @@ 9097249 0033617 625 a

  1. Operation 3.2 Memory Map The following explains the TMP80C041-15 functions and The TMP90C041-15 supports a program memory of up to basic operations. The CPU functions and internal /O functions 64K bytes and a data memory of maximum 1M bytes. of the TMP90C41-15 are the same as the TMP90C840A. The program memory may be assigned to the address Refer to the “TMP90C840A’ section conceming functions space from O0000H to OFFFFH, while the data memory can which are not explained in the following. be allocated to any address from O0000H to FFFFFH.

3.1 CPU (1) Intemal /O

‘The TMP90C041-15 has an internal high-performance 8-bit CPU. Refer to the book TLCS Series CPU Core Architecture The TMP90C041-15 provides a 48-byte address concerning CPU operation. Space as an internal I/O area, whose addressees range from FFCOH to FFEFH. This I/O area can be accessed by the CPU using a short opcode in the “direct addressing mode”. Figure 3.1 is a memory map indicating the areas accessible by the CPU in the respective addressing mode. 00000H | | Program & Data Area External Memory Data Area (64K byte) (8c) a) {DE) (ly) (HU) (+d) (SP) (IY +d) {sP+d) {HL +A) OFFOOH | orrcoH YF internal v0 YY Direct Area (16 byte) 10000H External Memory (960K byte) FFFFFH Figure 3.2. Memory Map oe —

62 TOSHIBA CORPORATION

@® 9097249 0033618 Sb5

TMP90C041N-15/TMP90C041F-15

4.1 Absolute Maximum Ratings

a

4.2 DC Characteristics

TA=0~ 60°C Veg = 5V25% ‘Typical Values are for TA = 25°C and Vc¢ = SV. Tp nat BO=D a CO [| REE | a [va [et a 6-H Weert | veers fv [Sd [Won [PAP PE a [Ye REE RE ag et SO Ou eae Se Von 24 V | toy = 40004 Vout | Output High Voltage 075Ve¢ VJ oy = 100, Vong 0.9Voo V | lon =-20,A Darlington Drive Current Vor =1.5¥ (8 VO pins) Rog = 1.1k2 [a tesaginen 0 5 tes Dip Lape ret 25 Operating Current (RUN) 25 (Typ) 36 Idle 1 2 (Typ) 6 loc Idle 2 10 (Typ) 18 STOP (TA=-20~70°C) HA A [fas ESTP er A Sei ESE, | Note: Ipag is guaranteed for a total of up to 8 optional ports. TOSHIBA CORPORATION m2 mm 9097249 0033619 47) ml

4.3 AC Characteristics

TA=0 ~ 60°C Voc = 5V+5% . CL = 100pF Sa oe arameter Po ee A a a A a SO I a A CC A a A IS AC A A A A [ee [eerammoam |e ae a A aR a a a a a © AC output level High 2.2V/Low 0.8V AC input level High 2.4V/Low 0.45V (DO - D7) High 0.8Vg¢/Low 0.2Veg (excluding DO - D7) ene TOSHIBA CORPORATIO Mm 9097249 0033620 113

4.4 A/D Conversion Characteristics

TA=0~ 60°C Vic = 5Vt 5% [samo | Parameter ee SO v SN PC Total error fiedrennweesm PTT a

4.5 Zero-Cross Characteristics

TA= 0 ~ 60°C Voc = SV 5% a a a LF __[2sosresséatetoninttemeney mee

4.6 Serial Channel Timing-I/O Interface Mode

TA= 0 ~ G0°C Vo_ = SV 5% CL = 50pF [es [ouotbassniesourmiie | e- | [|| = | -[ « [tos [ovat oastiéatscucRsmeae [aww [|| =|] —- | = OO ES 4.7 16-bit Event Counter TA =0~ 60°C Veg = 5V+5% [ox [Mitokeyse ace too Poe [hom _[Tetighoskpusewiany Peeve wo os eee TOSHIBA CORPORATION 92 mm 5097249 0033621 OST ml

a

4.8 Interrupt Operation

TA=0 ~ 60°C Veg = BV + 5% [NM INTO Low level pulse width toa .r at ‘NMI, INTO High level pulse width Ln in mn INT, INT2 Low level pulse width 8x +100 aon INT, INT2 High level pulse width 8x+100 JL (Reference) Definition of IpaR Rext 'paR | Vext a

4.9 VO Interface Mode Timing Chart

eux “LASTS PPL $ jt SCLK toss OurPuTDATA , Xe OX >= Ee XE tsro | tusr INPUT DATA ————

1012 TOSHIBA CORPORATION

4.10 Timing Chart

ck — tw —| I tw — —ec “TE tcuHA, RO ps Nive f Read Data ¢ » i wR b—— tw tcp | two | tow --I Write Data L—— tawa “WA twas wait [— twaH — tcrw Port Output Port input |= tere —> [| top _——— oo TOSHIBA CORPORATION WA2 Mm 9097249 0033623 922 a

  1. Differences Between TMP90C841A and nal VO functions as shown below, can be substituted by TMP90C041-15 TMP80C041-15 system, To substitute the TMP90C841A system using the internal RAM by the TMP90C041-15 system, it is Specifications of TMP90C841A and TMP90C041-15 are the necessary to attach the extemal RAM to the address corre- same except below. sponded to the internal address. TMPS0C841A system, not using internal RAM and inter- [Names TMP9OCB41A ‘TMP90CO41-15 CR 2 a PO (OFFC1H) Provided , Pt (OFFCIH) 4 RAW tunction is not provided. ee |oanmy [cmon | * Note: Connect EA pin with GND pin. SSS T2N2 TOSHIBA CORPORATION me 9097249 0033624 669 a