TMP86CM41F TOSHIBA | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
CMOS 8-Bit Microcontroller The TMP86CM4IF is the high-speed, high-performance and low power consumption 8-bit microcomputer, including large-capacity ROM, RAM driver, multi-function timer/counter, serial interface (UART/SIO), a 10- bit AD converter and two clock generators on chip. ProductNo. [ROM [RAM Package Flash TMP86CM41F 32K x 8 bits 1Kx Sbits | P-QFP64-1414-0.80A TMP86FS41F Features P-QFP64-1414-0.80A 8-bit single chip microcomputer TLCS-870/C series @ Instruction execution time: 0.25 ys (at 16 MHz) 122 us (at 32.768 kHz) _— NWN 132 types and 731 basic instructions oN aN . “De cea 21 interrupt sources (External: 6, Internal: 15) SEES Input/Output ports (55 pins) TMPBECMA1F High current output: 8 pins (typ. 20 mA) ® 16-bit timer counter: 2 ch e@ Timer, Event counter, Pulse width measurement, Programmable pulse Generator (PPG), External-triggered timer, Window modes @ 8-bit timer counter: 4 ch ¢ Timer, Event counter, Pulse Width Modulation (PWM) output, Programmable Divider Output (PDO), PPG modes @ Time Base Timer (TBT) @ Divider output function 000707E8P1 @ For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions. @ TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibilty ‘of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications, Also, please keep in mind the precautions and conditions set forth in the “Handling Guide for Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability Handbook” etc. @The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, Personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These FOsHiBA products are neither intended nor warranted for usage in equipment’ that requires’ extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's ‘own risk. Sir products described in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented oniy as a guide for the applications of our products. No responsibility is assumed. by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual Property or other rights of TOSHIBA CORPORATION or others. @ The information contained herein is subject to change without notice. 86CM41-1 2002-09-09
@ Watchdog Timer @ Interrupt source/reset output (programmable) @ Serial interface @ 8-bitSIO: Ich @ 8-bit UART: Ich (IrDA output, selection of used pin) @ 10-bit successive approximation type AD converter @ Analog input: 16 ch @ Keyon wake up: 4ch @ Dual clock operation @ Single/Dual-clock mode @ Nine power saving operating modes @ STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance. @ SLOW 1,2 mode: Low power consumption operation using low-frequency clock (32.768 kHz) @ IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base- Timer. Release by INTTBT interrupt. @ IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts. @ IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts. @ SLEEP0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base- Timer. Release by INTTBT interrupt. @ SLEEP1mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts. @ SLEEP2mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts. @ Wide operating voltage: 4.5 to 5.5 V at 16 MHz/32.768 kHz 86CM41-2 2002-09-09
Difference between TMP86CM41F, TMP86CS41F, TMP86FS41F The functions and the electrical characteristics between above products have some difference. Please refer the notice below. 1. Functions a) Memory size es b) Clock gear When developing a software for TMP86CS41F by using TMP86FS41F, CGCR<FCGCK> must be set to “000”, @ TMP86CM41F/TMP86FS41F 7 6 5 4 3 2 1 0 @ TMP86CS41F Y 7 6 5 4 3 2 1 0 ©) _Port5 ee LPS 86CM41-3 2002-09-09
- Electrical Characteristics The some electrical characteristics except below are different. Please refer the technical data book of TMP86CM41F, TMP86CS41F and TMP86FS41F. a) Absolute maximum ratings (VSS=0. ; ; [z1our1 [exceptPs [soe Output current (Total) P5 oe. mA SIOUT2 | (Large current) 120 6 120 [Operating Temperature [Top | -aoto85 | toto | 07d b) Recommended operating condition The supply voltage and the clock frequency have difference. Recommended operating condition (Vss=0 V, Topr=—40 to 85°C (Except TMP86FS41F)) , Tm oni om ——e “ [atin [Max [Min [Max [win [tax | VDD SLOW1, 2 mode = 87 | 55 | 45 | 55 v voltage fs=32.768 kHz | | SLEEPO,1,2mode |_| | [| |stopmode | 2.0 | Oe. Wo=iswssv | 10 [reo | 10 [reo | ao eo] Clock our vpp=27e5sv | - | - [ie | ee p - [ - | * lxour VDD=2.7t05.5V L-[- fof 86CM41-4 2002-09-09
Pin Assignments (Top View) P-QFP64-1414-0.80A gees -QFPE4-1414- fefe 8888 Beaaeso. agesssssssss auceSSbrevsonron SSPeggsiaassaaae BABB AB HRBABHAAAH (WT) Pi0+ecafag FS SS ISITEASR SASK g bra poo iaine) (INT1) P11 =C1 50 31 P65 (AINS) (INT2/TC1) P12 C051 30h P64 (AIN4) (DVO) P13 ==C1)52 2944 P63 (AIN3) (PPS) P14 s3 28,EI== P62 (AiN2) (TC2) P15 =Cs4 27 P61 (AIN1) P16 mss 26h P60 (AINO) Pi7>CIds6 25 -EL I paz (INTA) P5057 2qf To Pag (TC3/INT3) ps1 C158 23-0 P45 (TXD2) ps2 Cos9 22 fIESI+= paaiaxo2) ps3 =-~C1 60 21 pt P43 p54=>C]61 20 (II Pa2 (TXD1) p55 C162 19> P41 (RXD1) pee E62 © ret ++ pao ps7 O64 eo nw alr ns ne WHER P37 DARA APAPAD ARR ADARADARD ADELA OZER Ora oor Nm ee Sc geSetp eee sasas RE” sckoeaaeso ZF eSSS Ses Es beeckes se Sspap Bebe “EEE Block Diagram \\_) Address/Data Bus Program Memory (Mask ROM) i i Tics.e70/¢ | [Data Memory Time Base Toit Low | Generator Timer ing i i Tt ion Address/Data Bus P22toP20 PO3toP00 P57 to P50 PI7toP10 P37toP30 © VAREF P67 to P60. P77 to P70 P47 to P50 VASS 110 Ports. XSAN 86CM41-5 2002-09-09
Pin Names and Functions (1/2) POO. ssseeusseenasseen 4-bit I/O port. PPO cesses \\ Each bit of these ports can be Pod vo individually configured as an input or an output under software control. P03 P10 (INTO) . External Interrupt input PANN) cel 8-bit /O port with latch. External Interrupt input, V/O (Input) Each bit of these ports can be External interrupt input, Timer/Counter P12 (INT2/TC1) individually configured as an input or an | input sentenced Qutput under software control, TUE acsnnnntnnnnnnnnnnnnennnnsne PI3(DVO) wf yO (Output) | When used as divider output, PPG Divider OutpUt a cessesemeateenesese P14(PPG) veces _...] Output, the latch of used bit must be set | PPG output | vue ue . P15 (TC2) W/O (Input) to"1", and used bits are configured Timer/Counter input rT cee Oe Cutputs, Timer/Counter input a scsssasneaese P16 eh a vO - P17 220 (NTSSTOF) v0 (input) 3-bit I/O port with latch. External interrupt input, STOP mode Inpu When used as input port, external P21 OTN ccs vo signal input, the latch must be set to Low Frequency Clock input P22 (XTOUT) (Input/Output) | “1”. Low Frequency Clock output P30 (TC4/PWM4/PDO4) Ti Count it P31 vo 8-bit /O port with latch. pwn vet a outpu (T¢S/PWM5/PDOS) (Input/Outpur’_ | Each bit of these ports can be ° aio a individually configured as an input or an | PDO output P32 Output) output under software control. (TC6/PWME6/PDO6) When used as timer/Counter input, S!, oer anf sunninnunssnnd Weed bie are gonfigured inpute sssisteststietseintseintigistissustseintseenesesl P34 (Sd MO UInput) | output, and SO, used bits are configured | 5!0 input/output P35 SO) ceed. MO Output), | outputs. sscusnestneintneintneistieintintestsetntseeneses P36 vo - P37 P40 . . vo - P41 (RXD1) | secon OMInUt) | 8-bit WO port with latch. UART Datainput a . P43 v0 individually configured as an input or an _ - - output under software control. Pag (RXD2) of. VO Input) | when used as UART mode, the latch ART Data input a sssessceeseeessnee P45 (TXD2) VO (Output) must be set to “1”. UART Data output When used as Open-Drain output, Timer/Counter input P46 (TC3/INT3) P4ODE and P4CR must be set to “1”. jessesnanennnsennnnn) — MO CInput) External Interruptinput cane P47 (INT4) External Interrupt input P51 psp z 8-bit /0 port. ae Each bit of these ports can be 3 v0 individually configured as an input or P54 output under software control. se These ports are High current output POS a scctanentenetnen ports, can be drive LED direct P56 . PS7 86CM41-6 2002-09-09
Pin Names and Functions (2/2) PEO CAIN) css P61 (AIN1) P62(AIN2) &-bit /O port P88 CAIN) neu] YO (Input) | Each Bit of these ports can be AD Convertor analog inputs P64 (AINA) individually configured as an input or PES(AINS) output under software control. P66 (AIN6) P67 (AIN7) PIO CAINE) cs P71 (AIN9) : - AD Convertor analog inputs PTZ(AINIO) a S-bitVO port. P73 (AIN11) Each bit of these ports can be se cseseeee YO (Input) | i sesceseennesttsonnstnsonnensonnseesntnnneeveesee P74 (AIN12/STOP2) individually configured as an input or P75(AIN13/STOP3) output under software control. AD Convertor analog input P76(AINTA/STOPA) STOP mode release signal input P77 (AIN15/STOPS) [est input Testpinforoutgoingtest. Befixedtolow. xouT Output XIN is used and XOUT is opened. vss 0.0 [V] (GND) aenrernrmonenr ee rn ASS oc ccccceneeef POWEFSUPPLY [0.0 GIO) a ssnentntntenetnieneintsiensisieieneneetst AVDD +5.0 [V] AD circuit power supply VAREF ‘Analog reference voltage inputs (High, Low) 86CM41-7 2002-09-09
- CPU Core Functions The CPU core consists of a CPU, a system clock controller, and an interrupt controller. This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit. 1.1. Memory Address Map The TMP86CM41 memory consist of 4 blocks: ROM, RAM, DBR (Data Buffer Register) and SFR (Special Function Register). They are all mapped in 64 Kbyte address space. Figure 1-1 shows the TMP86CM41 memory address map. The general-purpose register banks are not assigned to the RAM address space. 0000H Note: i SFR 64 bytes ROM: Read Only Memory includes: 003F Program memory
0040 Vector table
i | om | 1 Kbyte RAM: Random Access Memory includes: 043F Data memory i H H Stack pot H General-purpose register banks OF80 SFR: Special Function Register includes: : DBR 128 bytes 110 ports OFFF 1 Peripheral control registers Poa ' Peripheral status registers pot ' System control registers
8000 Interrupt control registers
Hl ROM 32 Kbytes Program Status Word i DBR: Data Buffer Register includes: i Peripheral control registers FFBF Peripheral Status registers FRcQ. [7 i 32 bytes: Vecter table for vector call instructions FFOF | FFEO H 32 bytes: Vector table for interrupts/reset FFFF Figure 1-1. Memory Address Maps
1.2 Program Memory (ROM)
The TMP86CM41 has a 32K X8-bit (address 8000H to FFFFH) of program memory (mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address Trap). 1.3. Data Memory (RAM) Data memory consists of internal data memory (internal ROM or RAM). The TMP86CM41 has 1 Kbytes of internal RAM. The first 192 bytes (0040H to 00FFH) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area. 86CM41-8 2002-09-09
Electrical Characteristics
Absolute Maximum Ratings | (Vss =0 V) symbol [Pins Rating Tui | Supply Varage [vo [| SSS Output Current (Per 1 pin) PO, P1, P2, P3, P4, P6, P7 Port [a2 a Output Current (Total) ur Soldering Temperatureime) | Tad_| | 3e0(109 Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded. Recommended Operating Condition| (Vss =0 V, Topr = - 40 to 85°C) feat NORMAL1, 2mode c= 16MHz Tip Le0, 1, 2mode Supply Voltage | Vpp fs= SLOW1, 2 mode 32.768 kHz_|sLEEPO, 1,2 mode [sro mode v Von x 079 Input high Level -~it_} Except Hysteresis input Vpp = 4.5V po Voo Input low Level wt pervs P Vop = 4.5V oe Clock Frequency a Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may ‘occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to. 86CM41-132 2002-09-09
DC Characteristics | (Vss =0 V, Topr = - 40 to 85°C) symoot] Pins conation | win | tym. | ox | ni | rysteresisvottage [vis | Po Tv | tiny _[rest Open Drain port _ . Input Current | ine [opencraine Vpp = 5.5V, Vin=5.5V/0V 42 | pA | Rixt_[xtin-xtour po i | Output Leakage | tior_[Open Drain port Vpp = 5.5V, Vour=5.5V [- | - [2 | UA Output High Voltage Voo=45Vilou=-07ma | at | - | - |) Output Low Voltage | Voir [ExceptXOUTand PSPort | Vop=4.5V, lo.= 1.6mA [ - | - | oa | | tour [ExceptxOuT and PS Port | Vop=4.5V, Vo.=0.4V [ - | 16] - | Output Low Current - [ tov2 [PS (High current port) Vop= 4.5 V, VoL= 1.0 [ - | 2 | - | Supply Current in Vop=5.5V Normal 1,2 mode Viv=5.3V/0.2V ma Supply Current in fe=16MHz 3 IDLE 0, 1, 2mode fs= 32.768 kHz Supply Current i Uppy Currentin Vpp=5.5V 30 SLOW mode - Vi=5.3V/0.2V Supply Current in f5= 32.768 kHz 30 | pA SLEEP 0, 1 mode Supply Current in Vop=5.5V Stop mode Viy=5.3V/0.2V Note 1: Typical values show those at Topr =25°C, Vpp =5 V Note 2: Input current (Iiy1, liN2); The current through pull-up or pull-down resistor is not included. Note 3: Ipp does not include IRF current. 86CM41-133 2002-09-09
AD Conversion Characteristics (Vsg = 0.0 V, Topr = - 40 to 85°C) symbol | concion [win | tye [mex uni Power Supply Voltage of | Avo [oy v Analog Ref f Volt Power Supply Current of Vop = Avon = Varer=5.5V mA Analog Reference Voltage Vss = Avss = 0.0 V =4.5to Full Scale Error | | Aveo = Varer=Voo [ - [ - [+ | [rotaieror ee ee Note 1: Total errors includes all errors, except quantization error. Note 2: Conversion time is different in recommended value by power supply voltage. About conversion time, please refer to “2.10.2 Register Framing”. Note 3: Please use input voltage to AIN input Pin in limit of Varer- Vss When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value. AC Characteristics (Vss =0 V, Vpp =4.5 to 5.5 V, Topr = - 40 to 85°C) NORMAL 1,2mode 0.25 4 IDLE 0, 1, 2mode Machine Cycle Time ty ws SLOW 1, 2mode 117.6 133.3 SLEEP 0, 1, 2 mode High Level Clock Pulse Width For external clock operation (XIN input) Low Level Clock Pulse Width fe= 16 MHz High Level Clock Pulse Width For external clock operation (XTIN input) 1526 is Low Level Clock Pulse Width fc= 32.768 kHz : 86CM41-134 2002-09-09
Recommended Oscillating Conditions (Vss =0V, Vpp =4.5 to 5.5 V, Topr= — 40 to 85°C) Oscillation Recommended Constant Parameter Oscillator Recommended Oscillator Frequency 16 MHz MURATA _CSA16.00MXZ040__[10pF | 10pF_ . MURATA — CSA8.00MTZ 30 pF 30 pF High-frequency . 8 MHz Oxcillat Ceramic Resonator cST8.00MTW 30 pF (built-in) | 30 pF (built-in) scillation MURATA —CSA4.19MG 30 pF 30 pF 4.19MHz cST4.19MGW 30 pF (built-in) | 30 pF (built-in) Low-frequency : , Crystal Oscillator 32.768kHz | Sil VT-200 Oscillation XIN XOUT XTIN XTOUT (1) High-frequency Oscillation (2) Low-frequency Oscillation Note1: An electrical shield by metal shield plate on the surface of IC package is recommended in order to protect the device from the high electric field stress applied from CRT (Cathodic Ray Tube) for continuous reliable operation. Note2: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL; http://www.murata.co.jp/searchlindex.htm! 86CM41-135 2002-09-09