TLE6288

TLE6288R INFINEON | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 23

Technical content

Preliminary Datasheet TLE6288 R Vp2 Page 1 13.01.2003 TLE 6288 R : Smart 6 Channel Peak&Hold Switch Features Product Summary

• 3 Channel high side with adjustable P&H current control
• 3 Channel high / low side configurable
• Protection Over Current (current limitation) Overtemperature Overvoltage (active clamping)
• Diagnosis Over Current Over Temperature Open Load (Off-State) Short to Ground (Off-state, lowside configura- tion) Short to Vbb (Off-state, highside configura- tion)
• Interface and Control

16 Bit Serial Peripheral Interface (2bit/CH)

Device programming via SPI Separate diagnosis output for each CH ( DIAG1 – 6) General Fault Flag + Overtemperature Flag Direct parallel control of all channels General enable signal to control all channels simultaneously

• Low Quiescent Current
• Compatible with 3.3V and 5V Microcontrollers
• Electostatic discharge (ESD) protection of all pins Application
• Solenoids, Relays and Resistive Loads
• Fast protected Highside Switching (PWM up to >10kHz)
• Peak and Hold Loads (valves, coils) General description The TLE6288 R is a 6-channel (150mΩ) Smart Multichannel Switch in SPT4 Tech- nology. The IC has embedded protection, diagnosis and configurable functions. Channel 1-3 are highside channels with integrated charge pump and can be pro- grammed individually to do autonomous peak and hold current regulation with PWM. Channel 4-6 (also with integrated charge pump) can be configured to work as highside Switch or lowside Switch. This IC can be used to drive standard automo- tive loads in highside or lowside applica- tions with switching frequencies up to 10kHz. In addition the TLE6288R can be used to drive autonomously up to 3 induc- tive Peak&Hold (valves, coils) loads with programmable peak and hold current val- ues. Supply voltage V S 4.5 – 5.5 V On resistance R ON 1-6 0.15 Ω Lowside clamping voltage V cll (max) +55 V Highside clamping voltage V clh (max) -19 V Peak current range I pk 1.2 - 3.6 A Hold current range I hd 0.7 - 2 A Peak time range I p 0 - 3.6 ms Fixed off time range I fo 100 – 400 µs P-DSO 36-12 Ordering Code: Charge- pump VCPGND FSIN Channel 1-3 Highside 150 m Peak&Hold Channel 4 -6 Highside/ Lowside 150 mΩ VCC DOUT 3 / VB SOUT 1 SPI SCLK CS SI SO Logic Configuration IN 1 DIAG 1 DIAG 5 IN 6 DIAG 6 Overtemp. Reset VDO CLKProg Fault DOUT 1 Protection Diagnosis Protection Diagnosis SOUT 3 DOUT 6 SOUT 4 DOUT 4 SOUT 6 SOUT 2 DOUT 2 SOUT 5 DOUT 5 Current Regulation

Preliminary Datasheet TLE6288 R Vp2 Page 2 13.01.2003 1. Block Diagram Charge pump VCPGNDFSIN Channel 3 Highside 300 mΩ Peak&Hold Channel 2 Highside 300 mΩ Peak&Hold Channel 1 Highside 300 mΩ Peak&Hold Channel 4 Highside/ Lowside 300 mΩ Channel 5 Highside/ Lowside 300 mΩ Channel 6 Highside/ Lowside 300 mΩ VB VCC DOUT 3 / VB SOUT 3 SOUT 2 SOUT 1 DOUT 4 SOUT 4 DOUT 5 SOUT 5 DOUT 6 SOUT 6 SPI SCLK CS SI SO Logic Driver Diagnosis IN 1 DIAG 1 IN 2 IN 3 IN 4 IN 5 DIAG 5 IN 6 DIAG 6 Overtemp. Reset VDO CLKProg Fault Vcc Vcc Vcc Vcc GND GND DOUT 2 DOUT 1

Preliminary Datasheet TLE6288 R Vp2 Page 3 13.01.2003 2. Functional description Block diagram will be added Channel 1..3: Only High Side Drive with Charge Pump. Current Control Default 2.4A peak and 1A hold with adjustable values by SPI Types of current control are switched by SPI. ( Refer to Fig. 1) Current regulation: Peak Current Controller with fixed Off-Time Peak Current, Peak Time, Hold Current and Off-Time can be selected by SPI to set average and ripple current for a given load Channel 4..6: Either High or Low Side Drive is configurable (by SPI) Open load detection and switch bypassed detection can be deactivated by SPI

Preliminary Datasheet TLE6288 R Vp2 Page 4 13.01.2003 Protection: The TLE6288R has integrated protection functions1 for overload and short circuit (active current limitation), Overtemperature, ESD at all pins and overvoltage at the power outputs (zener clamping). Output Stage Control: Parallel Control and SPI Control A Boolean operation (either AND or OR) is performed on each of the parallel inputs IN 1..6 and respec- tive SPI data bits, in order to determine the states of the respective outputs. The type of Boolean op- eration performed is programmed via the serial interface. Both, parallel inputs and respective SPI da- tabits are high active. Truth table parallel Input SPI Bit Output OR Output AND 0 0 OFF OFF 0 1 ON OFF 1 0 ON OFF 1 1 ON ON Each output is independently controlled by an output latch and a common reset line FSIN, which dis- ables all outputs. A logic high input ‘data bit’ turns the respective output channel ON, a logic low ‘data bit’ turns it OFF. Overtemperature Behavior: Each channel has an overtemperature sensor and is individually protected against overtemperature. As soon as overtemperature occurs the channel is immediately turned off. In this case here are two different behavoirs of the affected channel that can be selected by SPI (for all channels generally). Autorestart: as long as the input signals of the channel remains on (e.g. parallel input high) the chan- nel turns automatically on again after cooling down. Latching: After overtemperature shutdown the channel stays off until the this ovetemperature latch is reset by a new LÆH transition of the input signal. Note: These overtemperature sensors of the channels are only active if the channel is turned on. An additional overtemperature sensor is located in the logic of the device. I monitors permanently the IC temperature. As soon as the IC temperature reaches a specified level an overtemperature fault will be indicated. 1Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation. OR AND Output Driver IN 1…6 Serial Input bits 6 -11 of command „Channels on / off „

Preliminary Datasheet TLE6288 R Vp2 Page 5 13.01.2003 Current Regulator : Peak current control with fixed off-time Hold only : When the channel is turned on externally (SPI or parallel input) the current rises to the pro- grammed hold current level. Then the channel is internally turned off and a timer is started for a con- stant off-time (e.g. 200µs). After this time the channel is internally turned on again until the hold current level is reached again and so on. This regulation workes automatically until the channel is turned of externally. Peak and hold mode with minimum peak time: When the channel is turned on the current rises to the programmed peak current level. Then the channel is internally turned off, the current regulator changes to hold current values and a timer is started for a constant off-time. After this time the channel is inter- nally turned on again until the hold current value is reached and then again turned off for the fixed off time. This regulation workes automatically until the channel is turned of externally. Peak and hold mode with programmed peak time: When the channel is turned on the current rises to the programmed peak current level. Then the channel is internally turned off and a timer is started for a constant off-time. After this time the channel is internally turned on again until the peak current value is reached and then again turned off. This works until the programmed peak time is over. Then the cur- rent regulator changes to hold current values and workes as described under "hold only". Peak Current, Peak Time, Hold Current and fixed Off-Time can be set via SPI. To avoid regulation disturbances by current transients during switching (e.g. caused by ESD capacitors at the outputs) the current regulator has a "leading edge blanking" of typical 20µs in all three regulation modes. After turning on the DMOS (internally or externally) the current regulation circuit is deactivated for the first 20µs. This guarantees that switching of the DMOS itself or charging of small capacitors at the output (e.g. ESD) is not disturbing the current regulation. Simplified functional block diagram:

Preliminary Datasheet TLE6288 R Vp2 Page 6 13.01.2003 Current Waveforms of the different current control modes Peak and Hold with set peak time Hold only Peak & Hold with min. peak time Ihd Ihd Ipk Ipk tp tfo No Regulation Current defined only by load Input Signal Ihd tfo tfo tfo Fig.1 Current forms of the different current control modes of channel 1-3

Preliminary Datasheet TLE6288 R Vp2 Page 7 13.01.2003 3. Pin Configuration Pin Nr. Name Function Pin Nr. Name Function

1 SOUT4 Source Output CH 4 (high / low side) 19 SOUT3 Source Output CH 3 (high side)

2 DOUT4 Drain Output CH 4 (high / low side) 20 DOUT3 Drain Output CH 3(high side)

3 DOUT1 Drain Output CH 1(high side) 21 VCP Charge Pump pin

4 SOUT1 Source Output CH 1 (high side) 22 FSIN All Channels Enable / Disable

5 IN4 Control Input Channel 4 23 GND Logic Ground

6 IN1 Control Input Channel 1 24 Fault General Fault Flag

7 DIAG1 Diagnostic Output CH 1 25 IN3 Control Input Channel 3

8 DIAG2 Diagnostic Output CH 2 26 IN6 Control Input Channel 6

9 DIAG3 Diagnostic Output CH 3 27 Reset Reset pin (+ Standby Mode)

10 DIAG4 Diagnostic Output CH 4 28 VCC Logic Supply Voltage (5V)

11 DIAG5 Diagnostic Output CH 5 29 VDO Supply Pin for digital outputs

12 DIAG6/Overtemp Diagnostic Output CH 6 / Overtemp 30 SO SPI Serial Data Output

13 IN2 Control Input Channel 2 31 CLKProg Program pin of SPI Clock

14 IN5 Control Input Channel 5 32 SCLK SPI Serial Clock

15 SOUT2 Source Output CH 2 (high side) 33 CS SPI Chip Select

16 DOUT2 Drain Output CH 2(high side) 34 SI SPI Serial Data Input

17 DOUT5 Drain Output CH 5 (high / low side) 35 DOUT6 Drain Output CH 6 (high / low side)

18 SOUT5 Source Output CH 5 (high / low side) 36 SOUT6 Source Output CH 6 (high / low side)

Package: Power-P-DSO-36 0.65mm Pitch IN4 IN1 SOUT4 DOUT4 DOUT1 SOUT1 DIAG1 DIAG2 DIAG5 DIA6/Overtemp SOUT2 DOUT2 DOUT5 SOUT5 IN2 IN5 Reset IN6 SOUT6 DOUT6 SI _CS SCLK CLK Prog SO VDO VCC GND FSIN VCP DOUT3 SOUT3 IN3 Fault TLE6288 R (S0999) DIAG3 DIAG4

Preliminary Datasheet TLE6288 R Vp2 Page 8 13.01.2003 4. Pin description: DOUT 1-3 – Drain of the 3 highside channels. These pins must always be connected to the same power (battery) supply line. SOUT 1-3 – Source of the three highside channels. Outputs of the highside channels where the load is connected. DOUT 4-6 – Drain pins of the three configurable channels. In highside configuration they must be con- nected to the same voltage as DOUT 1-3. In lowside configuration they are the output pins and con- nected to the load. SOUT 4-6 – Source of the three configurable channels. In highside configuration they are the outputs and connected to the load. In lowside configuration they must be connected with GND. IN 1-6 – Parallel input pins for the 6 power outputs. These pins have an internal pull down structure. GND – Logic ground pin. FSIN – Disable pin. If the FSIN pin is in a logic low state, it switches all outputs OFF. An internal pull-up structure is provided on chip. Reset – Reset pin. When the reset is low all channels are off, the internal biasing is deactivated, all internal registers are cleared and the supply-current consuption is reduced (standby mode). An internal pull-up structure is provided on chip. Fault – General Fault pin. There is a general fault pin (open drain) which shows a high to low transition as soon as an error is latched into the diagnosis register. When the diagnosis register is cleared this flag is also reset (high state). This fault indication can be used to generate a µC interrupt. CLKProg – Programming pin for the SPI Clock signal. This pin can be used to configure the clock sig- nal input of the SPI. In low state the SPI will read data at the rising clock edge and write data at the falling clock edge. In high state the SPI will read data at the falling clock edge and write data at the ris- ing clock edge The pin has an internal pull down structure. DIAG1..5; DIAG6 / Overtemp. – Parallel diagnostic pins (push-pull) change state according to the in- put signal of the corresponding channel. As soon as an error occurs at the corresponding channel ( Overload and overtemperature is detected in on st ate and open load /switch bypass in off state) the DIAG output shows the inverted input signal. An fault is detected only if it lasts for longer than the fault filtering time. The fault information is not latched in a register. If DIAG6 is configured as Overtemperature Flag: This is a general fault pin which shows a high to low transition as soon as an overtemperature error occurs for any one of the six channels (for longer than the fault filtering time) or the IC logic. This fault indication can be used to differ between overload and overtemperature errors in one of the six channels or to detect a general IC overtemperature. VCP – Pin to connect the external capacitor of the integrated charge pump. VDO – Supply pin of the push-pull digital output drivers. This pin can be used to vary the high-state output voltage of the SO pin and the DIAG1-6 pins. VCC – Logic supply pin. This pin is used to supply the integrated circuitry. CS – Chip Select of the SPI SO – Signal Output of the Serial Peripheral Interface SI – Signal Input of the Serial Peripheral Interface. The pin has an internal pull down structure. SCLK – Clock Input of the Serial Peripheral Interface. The pin has an internal pull up structure (if CLKProg=L) or an pull down structure (if CLKProg=H). For more details about the SPI see Chapter 9.SPI.

Preliminary Datasheet TLE6288 R Vp2 Page 9 13.01.2003 5. Maximum ratings No. Parameter Symbol Value Unit Pin / Comment

1 Power Supply Voltage 1 static

dynamic : 1min. 0°C dynamic : Test cond. Fig.1 V B VB VB -0.3 …20 V V V DOUT1-3 DOUT1-3 DOUT1-3 2 Power Supply Voltage 2 V CC, VDO - 0.3 ... 7 V VCC, VDO 3a Continuous Drain Source Voltage (lowside configuration) VDSL 40 V DOUT – SOUT (channel 4-6) 3b Continuous Source Voltage (Highside configuration) VSH -9 ... VB V SOUT - GND (channel 4-6) 4 Input Voltage V IN -0.3 … V CC+ 0.3 V IN1-6, Reset, FSIN, CS, SCK, SI, CLKProg 5a Output Voltage V OUT -0.3 … V CC+ 0.3 V Fault 5b Output Voltage V OUT -0.3 … V DO+ 0.3 V DIAG1-6, SO 5c Output Voltage V CP OUT VB +10 V VCP ; no voltage must be applied

6 Operating Temperature T a

-40 … +105 -40 … +150

7 Storage Temperature T stg -55 … +150 °C

8 Power Dissipation

(R thja= 20K/W) (R thja= 30K/W) Pdmax 2,25 1,5 W

9 Reverse Current (1ms) I rev -4 A between DOUT and-

SOUT; Channel 4 to 6

10 ESD (Human Body Model)

C= 100pF, R=1.5k Ω Applied to all terminals 3 times VESDb 2000 V

11 ESD (Machine Model)

C= 200pF, R=0 Ω Applied to all terminals 3 times VESDm 250 V 12 Single Switch off load Inductance see Fig.2 DOUT, SOUT Test cond. Fig.1 12V 37V 10 times (once/ 30sec) 160ms 350ms Fig.2 added after characterisation

Preliminary Datasheet TLE6288 R Vp2 Page 10 13.01.2003 6. Electrical Characteristics VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) Value No. Parameter Sym- bol Condition min typ max Unit Pin / Comment

1 Power Supply, Reset

1.1 Power Supply Current 1 I b Ch1-Ch6:

1.2 Power Supply Current 2 I cc 10 mA VCC

1.3 Power Supply Current 3

Icc+Ib Reset = L 50 µA DOUT1-3, VCC

1.4 Minimum Reset Duration tRe-

set,min 50 µs

1.5 Wake up time after reset twakeup Ccp = 10 nF 5 ms

2 Power Outputs

2.1 On Resistance R DS(ON) ID =2.4A VB=10V 350 m Ω DOUTx – SOUTx

2.2 Forward Voltage Revers

VRDf I D = -4A Tj = 150°C

2 V SOUTx – DOUTx

2.3 Peak Current range I pk 1.2 -- 3.6 A

2.4 Peak Current accuracy I pka Tj= 25, 150°

Tj=-40 ± 15 ± 20 2.5 Hold Current range I hd 0.7 -- A

2.6 Hold Current accuracy I hda Tj= 25, 150°

Tj=-40 ± 15 ± 20 2.7 Peak time range t p 0.8 -- 3.6 ms

2.8 Peak time accuracy t pa ±20 %

2.9 Fixed off Time range t fo 100 -

µs

2.10 Fixed off Time accuracy t foa 100µs ±30 %

2.11 Fixed off Time accuracy 200µs-

400µs ±20 %

Preliminary Datasheet TLE6288 R Vp2 Page 11 13.01.2003 VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) Value No. Parameter Sym- bol Condition min typ max Unit Pin / Comment 2.12 Output ON Delay time1 t dON Fig.3 10 µs 2.13 Output ON Rise time1 t r Fig.3 10 µs 2.14 Output OFF Delay time1 t dOFF Fig.3 HS- Mode LS- Mode µs 2.15 Output OFF Fall time1 t f Fig.3 10 µs

2.16 Leackage Current Reset = L 10 µA

2.17 Leak Current in OFF

(highside configuration) Iloff -250 µA SOUT1-6

2.18 Leak Current in OFF

(lowside configuration) Iloff 500 µA DOUT4-6

2.19 Output Clamp Voltage

-9 -14 -19 V SOUT1-6

2.20 Output Clamp Voltage

2.21 Current limitation

(Channel 1-3) IDlim1-3 4 6 A

2.22 Current limitation

(Channel 4-6) IDlim4-6 3 6 A 2.23 IC Overtemp. Warning Hysteresis Tot Thys 160 180 °C

3 Digital Inputs

3.1 Input Low Voltage V INL 1 V all digit. inputs 3.2 Input High Voltage V INH 2 V all digit. inputs 3.3 Input Voltage Hysteresis V INHys 100 mV all digit. inputs

3.4 Input Pull Down current I pd V IN = 5V 20 50 100 µA IN1-6; CLKProg

3.5 Input Pull Up current I pu V IN = GND 20 50 100 µA Reset; FSIN

3.6 SPI Input Pull Down

Ipd V IN = 5V 10 20 50 µA SI, SCLK (CLKProg=H)

3.7 SPI Input Pull Up current I pd V IN = GND 10 20 50 µA CS;SCLK

(CLKProg=L)

Preliminary Datasheet TLE6288 R Vp2 Page 12 13.01.2003 VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) Value No. Parameter Sym- bol Condition min typ max Unit Pin / Comment

4 Digital Outputs

4.1 SO Low State Output

VSOL I SOL=2.5mA 0.4 V SO

4.2 SO High State Output

VSOH I SOH=-2mA V DO- 0.4V V SO 4.3 DIAG Low State Output Voltage I DIAGL= 50µA

0.4 V DIAG1-6

4.4 DIAG High State Output

I DIAGH= -50µA VDO- 0.4V V DIAG1-6 4.5 Fault Low Output Voltage V ol I out= 1mA 0.4 V Fault

4.6 Fault Output leak Current I oh Output :OFF

V(fault) =5V 1 µA Fault

5 Diagnostic Functions

5.1 Open Load Detection

VDS(OL) lowside con- figuration, Vbat=12V 5.5 V

5.2 Open Load Detection

VDS(OL) highside configura- tion, Vbat=12V 4.5 V

5.3 Output Open Load diag-

Id(OL) Vbat=Vout= 12V 20 100 500 µA

5.4 Fault Filter Time tf(fault) 50 100 200 µs

5.5 Switch Bypass Detec-

Id(SB) 250 µA

5.6 Overload Detection

Threshold (Channel 1-3) IDd(lim1- 4 6 A

5.7 Overload Detection

Threshold (Channel 4-6) IDd(lim 4- 3 6 A Fig.3 : Turn on/off timings with resistive load Input Voltage Output Voltage (Highside configuration) 70% 30% tdON tdOFF tr tf

Preliminary Datasheet TLE6288 R Vp2 Page 13 13.01.2003 VCC = 4.5 to 5.5 V ; Tj = - 40 °C to + 150 °C ; VB = 6V to 16V ; Reset = H ; VDO = VCC (unless otherwise specified) Value No. Parameter Sym bol Condition min typ max Unit Pin / Comment

6 SPI Timing

6.1 Serial Clock Frequency (de-

pending on SO load) fSCK DC -- 5 MHz

6.2 Serial Clock Period (1/fclk) tp(SCK) 200 -- -- ns

6.3 Serial Clock High Time tSCKH 50 -- -- ns

6.4 Serial Clock Low Time tSCKL 50 -- -- ns

6.5 Enable Lead Time

(falling edge of CS to falling edge of SCLK) tleadL CLKProg=L 200 -- -- ns Enable Lead Time (falling edge of CS to rising edge of SCLK) tleadH CLKProg=H 200 -- -- ns

6.6 Enable Lag Time (rising edge of

SCLK to rising edge ofCS ) tlagL CLKProg=L 200 --- -- ns Enable Lag Time (falling edge of SCLK to rising edge ofCS ) tlagH CLKProg=H 200 --- -- ns

6.7 Data Setup Time (required time

SI to rising of SCLK) tSUL CLKProg=L 20 -- -- ns Data Setup Time (required time SI to falling of SCLK) tSUH CLKProg=H 20 -- -- ns

6.8 Data Hold Time (rising edge of

SCLK to SI) tHL CLKProg=L 20 -- -- ns Data Hold Time (falling edge of SCLK to SI) tHH CLKProg=H 20 -- -- ns

6.9 Disable Time tDIS -- 200 ns

6.10 Transfer Delay Time2

( CS high time between two accesses) tdt 200 -- -- ns

6.11 Data Valid Time

CL = 50 pF to 100pF CL = 220 pF tvalid 120 150 ns 1)To get the correct diagnostic information, the transfer delay time has to be extended to the maximum fault delay time tf(fault)max = 200µs.

Preliminary Datasheet TLE6288 R Vp2 Page 14 13.01.2003

7 Diagnostics

detailled description of the diagnosis will be added

8 SPI

The SPI is a Serial Peripheral Interface with 4 digital pins and an 16 bit shift register. The SPI is used to configure and program the device, turn on and off channels and to read detailled diagnostic information.

8.1 SPI Signal Description:

CS - Chip Select. The system microcontroller selects the TLE 6288 R by means of the CS pin. When- ever the pin is in a logic low state, data can be transferred from the µC and vice versa. CS = H : Any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state. CS = HÆL :

• diagnostic information is transferred from the diagnosis register into the SPI shift register.
• serial input data can be clocked into the SPI shift register from then on
• SO changes from high impedance state to logic high or low state corresponding to the SO bits CS = L : SPI is working like a shift register. With each clock signal the state of the SI is read into the SPI shift-register and one diagnosis bit is written out of SO. CS = LÆH:
• transfer of SI bits from SPI shift register into the internal logic registers
• reset of diagnosis register if sent command was valid To avoid any false clocking the serial clock input pin SCLK should be logic high state (if CKLProg=L; low state if CLKProg=H) during high to low transition of CS. SCLK - Serial Clock. The serial clock pin clocks the internal SPI shift register of the TLE 6288 R. The serial input (SI) accepts data into the input SPI shift register on the rising edge of SCLK (if CKLProg=L; falling edge if CLKProg=H) while the serial output (SO) shifts diagnostic information out of the SPI shift register on the falling edge (if CKLProg=L; rising edge if CLKProg=H) of serial clock. It is essential that the SCLK pin is in a logic high state (if CKLProg=L; low state if CLKProg=H) whenever chip select CS makes any transition. SI - Serial Input. Serial data bits are shifted in at this pin, the most significant bit (MSB) first. SI infor- mation is read in on the rising edge of SCLK (if CKLProg=L; falling edge if CLKProg=H). Input data is latched in the SPI shift register and then transferred to the internal registers of the logic. The input data consist of 16 bit, made up of 4 control bits and 12 data bits. The control word is used to program the device, to operate it in a certain mode as well as providing diagnostic information (see SPI Commands). SO - Serial Output. Diagnostic data bits are shifted out serially at this pin, the most significant bit (MSB) first. SO is in a high impedance state until the CS pin goes to a logic low state. New diagnostic data will appear at the SO pin following the falling edge of SCLK (if CKLProg=L; rising edge if CLKProg=H). SPI CS SCLK SI SO internal logic registers diagnosis register 16 bit SPI shift register SI SO CS CS MSB MSB LSB LSB Serial input data MSB first Serial output (diagnosis) MSB first

Preliminary Datasheet TLE6288 R Vp2 Page 15 13.01.2003

8.2 SPI Diagnostics:

As soon as a fault occurs for longer than the fault filtering time, the fault information is latched into the diagnosis register (and the Fault pin will change from high to low state). A new error on the same channel will over-write the old error report. Serial data out pin (SO) is in a high impedance state when CS is high. If CS receives a LOW signal, all diagnosis bits can be shifted out serially. If the sent com- mand was valid the rising edge of CS will reset the diagnosis registers (except the channel OT flag) and restart the fault filtering time. In case of an invalid command the device will ignore the data bits and the diagnosis register will not be reset at the rising CS edge. Figure 1: Two bits per channel diagnostic feedback plus two overtemperature flags For Full Diagnosis there are two diagnostic bits per channel configured as shown in Figure 1. Diagnosis bit0 and bit1 are always set to 1. Normal function: The bit combination HH indicates that there is no fault condition, i.e. normal function. Overload, Shorted Load or Overtemperature: HL is set when the current limitation gets active, i.e. there is a overload, short to supply or overtemperature condition. The second reason for this bit combi- nation is overtemperature of the corresponding channel. Open load: LH is set when open load is detected (in off state of the channel) Switch Bypassed: Short to GND : in lowside configuration LL is set when this condition is detected Short to Battery : in highside configuration LL is set when this condition is detected Channel Overtemperature Flag: In case of overtemperature in any output channel in on state the overtemperature Flag in the SPI diagnosis register is set (change bit 3 from 0 to 1). This Bit can be used to distinguish between Overload and Overtemperature (both HL combination) and is reset by switching OFF/ON the affected channel. In addition the DIAG6 / Ovtertemp pin is set low (if configured as Overtemp.Flag). IC Overtemperature Flag: When the IC logic tremperature exceeds typ.170° the non-latching IC Overtemperature Flag will be set in the SPI diagnosis register(change bit 2 from 0 to 1). In addition the DIAG6 / Ovtertemp pin is set low (if configured as Overtemp.Flag).

8.3 SPI Commands, Values and Parameters:

Diagnostic Serial Data Out SO HH Normal function HL Overload, Shorted Load or Overtemperature LH Open Load LL Switch Bypassed Ch.6 Ch.5 Ch.4 Ch.3 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MSB Ch.2 Ch.1 LSB Channel Overtem- perature Flag IC Overtem- perature Flag Bit0 and Bit1 is always 1

Preliminary Datasheet TLE6288 R Vp2 Page 16 13.01.2003 SI SO CS

4 Bits 12 Bits

Diagnosis (Ch. 1 to 6) + 2 Temp. Flags SI command : 4 Command Bits program the operation mode of Channels 1 to 6.

12 Data Bits configure the device and

give the input information (on or off) for Channel 1 to 6. SO diagnosis 16 bit diagnosis information (two bit per channel) of channels 1 to 6 plus two Overtemperature Flags The 16 bit SPI is used to program different IC functions and values, turn on and off the channels and to get de- tailled diagnosis information. Therefore 4 command bits and 12 data bits are used. The following parameters and functional behavior can be programmed by SPI: Current regulation Mode (mode) : for each of the three highside channels individually the operation mode can be set. a) "no current regulation b) Current regulation "hold only c) Current regulation "peak & hold with minimum peak time d) Current regulation "peak & hold with pro- grammed peak time". Peak Current (I pk) : for each of the three highside channels individually the peak current value for P&H current regulation can be programmed. The current range is 1.2A to 3.6A. Fixed off time of the current regulator (t fo) : for each of the three highside channels (Ch1 - Ch3) indi- vidually the fixed off time for all modes with current regulation can be programmed from 100µs to 400µs. Hold Current (I hd) : for each of the three highside channels(Ch1 - Ch3) individually the hold current value for P&H and hold only current regulation can be programmed. The current range is 0.7A to 2.0A Peak Time (t p) : for each of the three highside channels(Ch1 - Ch3) individually the peak time value for P&H current regulation can be programmed. The time range is 0.8ms to 3.6ms. Highside / Lowside Configuration ( H/L ) : Each of the three configurable channels (Ch4 – Ch6) can be programmed for use as Highside Switch or Lowside Switch. Open load and switch bypassed detection activated or deactivated (OL+SB) : For each of the three configurable channels(Ch4 – Ch6) the open load and switch bypassed diagnosis can be deacti- vated. In lowside configuration the open load and the short to GND detection can be deactivated, in highside configuration the open load and short to battery detection. Boolean Operation (OR / AND) : For all channels generally the Boolean operation of the parallel input signal and the SPI bit of the corresponding channel can be defined. Overtemperature Behavior ( R/L ) : The overtemperature behavior of the channels can be pro- grammed by SPI. Autorestart or latching overtemperature shutdown can be selected (for all channels the same behavior). DIAG6 or Overtemperature Flag (D/F) : With this SPI bit the function of the DIAG6/Overtemp pin is defined. This output can work as diagnosis output of channel 6 or as Overtemperature Flag.

Preliminary Datasheet TLE6288 R Vp2 Page 17 13.01.2003

8.4 SPI Commands

No Command MSB 14 13 12 11 10 9 8 7 6 5 4 3 2 1 LSB 1 Config. Regulator 1 1 0 0 1 Mode I pk t fo I hd t p X 2 Config. Regulator 2 1 0 1 0 Mode I pk t fo I hd t p X 3 Config. Regulator 3 1 0 1 1 Mode I pk t fo I hd t p X Ch. 6 Ch. 5 Ch 4 all all DIAG 4 Config. Ch1 - Ch6 1 1 0 0 H/L OL+ SB H/L OL+ SB H/L OL+ SB OR/ AND R/L D/F X X X

5 Set all to Default 1 0 0 0 X X X X X X X X X X X X

6 Diagnosis only 1 1 1 1 X X X X X X X X X X X X

7 Channels on / off 1 1 0 1 Ch6 Ch5 Ch4 Ch3 Ch2 Ch1 X X X X X X

Legend of SPI Command Table: Mode: Operation mode of the current regulator: a) no regulation b) hold only c) peak&hold with minimum peak time d) peak&hold with programmed peak time I pk : Peak current values 1.2A - 3.6A Ihd : Hold current values 0.7A - 2A tp : Peak time value 0.8ms – 3.6ms tfo : Fixed off time value 100µs – 400µs H/L : Channel 1-3 in highside or lowside configuration OL+SB : open load detection and switch bypassed detection activated or deactivated OR / AND : Boolean Operation (parallel input and corresponding SPI Bit) R/L : Autorestart or Latching overtemperature behaviour D/F : DIAG6/Overtemp pin set as Diagnosis output of channel 6 or as Overtemperature Flag Ch1-Ch6 : On / Off information of the output drivers (high active) Command description: Config. Regulator 1-3: With this command the values for for the current regulation and the functional mode of the channel is written into the internal logic registers. Config. Ch1- Ch6 : This command writes the configuration data of the three configurable channels (4- 6) and sets the Boolean operation and overtemperature behavior of all channels. It also and sets the DIAG6/Overtemp. pin to Diagnosis of channel 6 or Overtemperature Flag. Set all to default : This command sets all internal logic registers back to default settings. Diagnosis only : When this command is sent the 12 data bits are ignored. The internal logic registers are not changed. Channels on/off : With this command the SPI bits for the ON/OFF information of the 6 Channels are set Note: Specified control words (valid commands) are executed and the diagnosis register is reset after the rising CS edge. Not specified control words are not executed (cause no function) and the diagnosis register is not reset after the CS = LÆH signal.

Preliminary Datasheet TLE6288 R Vp2 Page 18 13.01.2003

8.5 Default settings for the internal logic registers:

Mode :no regulation Peak Current (Ipeak) :2.4A Hold Current (Ihold) :1A Fixed off Time (toff) :200µs Peak Time (tpeak) :2.8ms AND / OR :OR Autorestart / Latch :Restart Diag6 / Temp. Fault :Diagnosis channel 6 Highside / Lowside (4-6) :Highside Open load & SB Yes/No (4-6) :Yes (diagnosis active) Channels 1-6 (ON / OFF) :OFF S P I : a l l 0

8.6 Bit Assignment:

Mode 00 no current regulation 01 hold only

10 P&H minimum peak time

11 P&H with programmed times

Peak Current (Ipk):: : 1.2A 1.8A 2.4A 3.6A

2 Bits : 0 0 0 1 1 0 1 1

Hold Current (Ihd) : 0.7A 1A 1.4A 2A Fixed off Time (tfo) : 100µs 200µs 300µs 400µs

3 Bits : 000 001 010 011 100 101 110 111

Boolean operation : OR AND

1 Bit : 0 1

Overtemp. behavior : Restart Latch Diag6 / Overtemp : Diag6 Overtemp. Flag Highside/Lowside : Highside Lowside Open Load & SB (4-6) : Yes No Default settings are pin bold print.

Preliminary Datasheet TLE6288 R Vp2 Page 19 13.01.2003

8.7 SPI Timing Diagrams :

Input Timing Diagram (CLKProg = L) SO Valid Time Waveforms Enable and Disable Time Waveforms (CLKProg = L) 4 control bit 12 data bit C o n t r o l word 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CS SCLK SI SO MSB LSB tleadL tSCKH 0.2Vcc tlagL tHL tSCKL

0.2 Vcc

0.7Vcc 0.2Vcc CS SCLK SI 0.7Vcc tdt 0.7Vcc tvalid SCLK CS SO tDis

0.7 Vcc

Preliminary Datasheet TLE6288 R Vp2 Page 20 13.01.2003 Input Timing Diagram (CLKProg = H) SO Valid Time Waveforms Enable and Disable Time Waveforms (CLKProg = H) 4 control bit 12 data bit C o n t r o l word 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CS SCLK SI SO MSB LSB tleadH tSCKH 0.2Vcc tlagH tHH tSCKL 0.7Vcc 0.2Vcc CS SCLK SI 0.7Vcc tdt 0.7Vcc tvalid SCLK CS SO tDis

0.2 V cc

0.7 V cc

Preliminary Datasheet TLE6288 R Vp2 Page 21 13.01.2003

9 Typicel Characteristics

9.1 Zth Diagramm

Conditions: Tcase = 125°C Single Channel Operation Parameters: 0.01 0.1 tp [s] Zth [K/W] D = 0.50 0.20 0.10 0.05 single Rth = 3.1 K/W 0.02

Preliminary Datasheet TLE6288 R Vp2 Page 22 13.01.2003 (all dimensions in mm) P-DSO 36-12

Preliminary Datasheet TLE6288 R Vp2 Page 23 13.01.2003 Published by Infineon Technologies AG, Bereichs Kommunikation St.-Martin-Strasse 76, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as war- ranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Infineon Technologies is an approved CECC manufacturer. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives world- wide (see address list). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the ex- press written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effective- ness of that device or system. Life support devices or systems are intended to be implanted in the hu- man body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reason- able to assume that the health of the user or other persons may be endangered.