TCA785 SIEMENS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 16

Technical content

Features

  • Reliable recognition of zero passage
  • Large application scope
  • May be used as zero point switch
  • LSL compatible
  • Three-phase operation possible (3 ICs)
  • Output current 250 mA
  • Large ramp current range
  • Wide temperature range P-DIP-16-1 Type Ordering Code Package TCA 785 Q67000-A2321 P-DIP-16-1 Pin Symbol Function

1 GND Ground

I Q Z Inhibit Output Z

8 V REF Stabilized voltage

11 V11 Control voltage

12 C 12 Pulse extension

13 L Long pulse

Pin Definitions and Functions 09.94

The synchronization signal is obtained via a high-ohmic resistance from the line voltage (voltageV5). A zero voltage detector evaluates the zero passages and transfers them to the synchronization register. This synchronization register controls a ramp generator, the capacitorC 10 of which is charged by a constant current (determined byR9). If the ramp voltageV10 exceeds the control voltage V11 (triggering angleϕ), a signal is processed to the logic. Dependent on the magnitude of the control voltageV11, the triggering angleϕ can be shifted within a phase angle of 0˚ to 180˚. For every half wave, a positive pulse of approx. 30 µs duration appears at the outputs Q 1 and Q 2. The pulse duration can be prolonged up to 180˚ via a capacitorC 12. If pin 12 is connected to ground, pulses with a duration betweenϕ and 180˚ will result. Outputs and supply the inverse signals of Q 1 and Q 2. A signal ofϕ +180˚ which can be used for controlling an external logic,is available at pin 3. A signal which corresponds to the NOR link of Q 1 and Q 2 is available at output Q Z (pin 7). The inhibit input can be used to disable outputs Q1, Q2 and , . Pin 13 can be used to extend the outputs and to full pulse length (180˚ – ϕ). Q 1 Q 2 Q 1 Q 2 Q 1 Q 2 Block Diagram

min. max. Limit Values Absolute Maximum Ratings VSupply voltage VS – 0.5 18 mAOutput current at pin 14, 15 IQ – 10 400 K/W Thermal resistance system - air Rth SA 80 V V V Inhibit voltage Control voltage Voltage short-pulse circuit V V11 V13 – 0.5 – 0.5 – 0.5 V S VS VS µASynchronization input current V5 – 200 ± 200 VOutput voltage at pin 14, 15 VQ VS mAOutput current at pin 2, 3, 4, 7 IQ 10 VOutput voltage at pin 2, 3, 4, 7 VQ VS Junction temperature Storage temperature Tj Tstg – 55 150 125 Operating Range VSupply voltage VS 81 8 HzOperating frequency f 10 500 ˚CAmbient temperature TA – 25 85 Characteristics 8 ≤ VS ≤ 18 V; – 25 ˚C≤ TA ≤ 85 ˚C;f = 50 Hz UnitParameter Symbol min. max. Limit Values Test Circuittyp. mASupply current consumption S1 … S6 open V 11 = 0 V C 10 = 47 nF;R 9 = 100 kΩ IS 4.5 1 6.5 10 µA mV Synchronization pin 5 Input current R 2 varied Offset voltage I5 rms ΔV5 30 1 430 200 V kΩ Control input pin 11 Control voltage range Input resistance V R11 0.2 1 515 V10 peak

Characteristics (cont’d) 8 ≤ VS ≤ 18 V; – 25 ˚C≤ TA ≤ 85 ˚C;f = 50 Hz UnitParameter Symbol min. max. Limit Values Test Circuittyp. µA V mV k Ω µs Ramp generator Charge current Max. ramp voltage Saturation voltage at capacitor Ramp resistance Sawtooth return time I V10 V10 tf 100 1.6 225 1000 V 2 – 2 350 300 V V µs µA µA Inhibit pin 6 switch-over of pin 7 Outputs disabled Outputs enabled Signal transition time Input current V 6 = 8 V Input current V 6 = 1.7 V V6 L V6 H tr I6 H – I6L 3.3 3.3 500 150 2.5 800 200 V V µA µA Long pulse switch-over pin 13 switch-over of S8 Short pulse at output Long pulse at output Input current V 13 = 8 V Input current V 13 = 1.7 V V13 H V13 L I13 H – I13 L 3.5 2.5 2.5 100 Deviation ofI R 9 = const. VS = 12 V;C 10 = 47 nF Deviation of I10 R 9 = const. VS = 8 V to 18 V Deviation of the ramp voltage between 2 following half-waves,V S = const. I10 I10 ΔV10 max – 5 – 20 ± 1 µA V Outputs pin 2, 3, 4, 7 Reverse current V Q =VS Saturation voltage IQ = 2 mA ICEO Vsat 0.1 2.6 2.60.4

Characteristics (cont’d) 8 ≤ VS ≤ 18 V; – 25 ˚C≤ TA ≤ 85 ˚C;f = 50 Hz UnitParameter Symbol min. max. Limit Values Test Circuittyp. V V µs µs/ nF Outputs pin 14, 15 H-output voltage – I Q = 250 mA L-output voltage I Q = 2 mA Pulse width (short pulse) S9 open Pulse width (short pulse) withC V14/15 H V14/15 L tp tp VS – 3 0.3 530 3.6 2.6 V S – 2.5 0.8 620 V S – 1.0 760 V 1/K Internal voltage control Reference voltage Parallel connection of

10 ICs possible

V REF α REF 2.8 1 3.1 2 × 10 – 4 3.4 × 10 – 4

Pulse Extension versus Temperature Ramp capacitance Triggering point Charge current The minimum and maximum values ofI10 are to be observed min max tTr = C 10 500 pF 1 µF1) I10 = V11 × R9 × C 10 VREF × K VREF × K V10 max =VS – 2 V V10 = VREF × K × t R9 × C10 2)Ramp voltage Application Hints for External Components 1) Attention to flyback times 2) K = 1.10± 20 %

Supply Current versus Supply Voltage Output Voltage measured to +VS

It is necessary for all measurements to adjust the ramp with the aid ofC 10 andR 9 in the way that 3 V≤ Vramp max ≤ V S – 2 V e.g.C 10 = 47 nF; 18 V:R 9 = 47 kΩ ; 8 V:R 9 = 120 kΩ

The remaining pins are connected as in test circuit 1 The remaining pins are connected as in test circuit 1

Remaining pins are connected as in test circuit 1 The 10 µF capacitor at pin 5 serves only for test purposes Test Circuit 5 Test Circuit 6

Pulse Extension 12 Reference Voltage 8

A phase control with a directly controlled triac is shown in the figure. The triggering angle of the triac can be adjusted continuously between 0˚ and 180˚ with the aid of an external potentiometer. During the positive half-wave of the line voltage, the triac receives a positive gate pulse from the IC output pin 15. During the negative half-wave, it also receives a positive trigger pulse from pin 14. The trigger pulse width is approx. 100 µs. Application Examples Triac Control for up to 50 mA Gate Trigger Current

Shown is the possibility to trigger two antiparalleled thyristors with one IC TCA 785. The trigger pulse can be shifted continuously within a phase angle between 0˚ and 180˚ by means of a potentiometer. During the negative line half-wave the trigger pulse of pin 14 is fed to the relevant thyristor via a trigger pulse transformer. During the positive line half-wave, the gate of the second thyristor is triggered by a trigger pulse transformer at pin 15. Fully Controlled AC Power Controller Circuit for Two High-Power Thyristors

Half-Controlled Single-Phase Bridge Circuit with Trigger Pulse Transformer and Direct Control for Low-Power Thyristors

Half-Controlled Single-Phase Bridge Circuit with Two Trigger Pulse Transformers for Low-Power Thyristors