STC4130

STC4130 CONNOR-WINFIELD | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 44

Technical content

Features

• For SDH SETS and SSU
• For SONET Stratum 3E, 3, 4E, 4 and SMC
• Complies with ITU-T G.812 Type III , G.813, Tel- cordia GR1244, and GR253
• Supports Master/Slave operation with the SyncLink TM cross-couple data link for master/ slave redundant applications
• Accepts 12 individual clock reference inputs
• Reference clock inputs are automatically fre- quency detected
• Supports manual or automatic reference selec- tion
• T0 and T4 have independent reference lists and priority tables for automatic reference selection
• 8 synchronized output clocks
• Output/input phase skew is adjustable in slave mode, in 0.1nS steps up to 200nS
• Hit-less reference and master/slave switching
• Phase rebuild on re-lock and reference switches
• Better than 0.1 ppb holdover accuracy
• Programmable bandwidth, from 90mHz to 107Hz, for both T0 and T4 DPLL
• Supports SPI or parallel bus interface
• IEEE 1149.1 JTAG boundary scan
• Available in TQ100 ROHS package T0_Master_Slave T4_Master_Slave T0_Xsync_In T4_Xsync_In OCXO TCXO 10MHz/ 20MHz Serial/Parallel Bus Interface Control & Status Registers IEE 1194.1 JTAG Phase Digital To T4Digital Phase Activity & T0 Active T4 Active Detector Filter Clock Generator Clock Detector Filter Ref Selector Ref Selector Frequency Offset Monitor STC4130 Reference Clk LVDS 155.52 MHz

8 KHz

19.44/38.88/77.76 MHz 19.44/38.88/77.76 MHz

2 KHz

44.736 MHz/34.368 MHz T0_Xsync_Out 1.544 MHz/2.048 MHz T4_Xsync_Out Generator

64 KHz

1.544 MHz

2.048 MHz

19.44 MHz

38.88 MHz

77.76 MHz

Data Sheet #: TM084 Page 2 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Table of Contents Description 1 Features 1 STC4130 Pin Diagram (Top View) 3 STC4130 Pin Description 4 Absolute Maximum Ratings 6 Operating Conditions and Electrical Characteristics 6 Register Map 7 General Description 9 Detailed Description 10 Chip Master Clock Input 10 Reference Input Monitoring and Qualification 10 DPLL Active Reference Selection 11 Manual Reference Selection Mode 11 Automatic Reference Selection Mode 11 Digital Phase Locked Loop General Description 11 Free Run 12 Synchronized 12 Holdover 12 DPLL Operating Mode Details 12 Free Run Mode 12 Holdover Mode 13 Output Clocks 14 Master/Slave Operation 15 Processor Interface Descriptions 17 SPI Bus Mode 17 Serial Bus Timing 18 Motorola Bus 19 Intel Bus 21 Multiplex Bus Mode 24 Register Descriptions and Operation 26 General Register Operation 26 Multibyte register reads 26 Multibyte register writes 26 Clearing bits in the Interrupt Status Register 26 Default Register Settings 26 Application Notes 40 Mechanical Dimensions 42 Ordering Information 42

Data Sheet #: TM084 Page 3 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet STC4130 Pin Diagram (Top View) Note: Pins labeled “Test Pin” must be grounded. Ref5 100 Ref7 Ref8 Ref9 T0_XSYNC_IN T4_XSYNC_IN BUS_AD3 Vdd18 BUS_AD4 BUS_AD5 BUS_WRB Vss BUS_RDB BUS_RDY BUS_A0 BUS_A1 BUS_A2 BUS_A3 BUS_MODE0 BUS_MODE1 CLK7 Avss CLK0_N Avdd18 Vss TDO Vdd33 Avss RESET BUS_INTR BUS_AD0 BUS_AD2 BUS_AD6 BUS_CS Ref12 Ref10 Ref1 Vdd33 Ref3 T4_XSYNC_OUT BUS_A4 BUS_A5 BUS_A6 Vdd33 T0_XSYNC_OUT Vss CLK6 MCLK_FRQ_SEL Test_Pin Vss TRST CLK0_P TCK TMS TDI Vdd18 CLK1 Vss CLK2 Vdd33 CLK3 Vss CLK4 Vdd18 CLK5 MCLK Ref2 Ref4 Ref11 Vdd33 T0_MS Ref6 T4_MS Vdd33 BUS_AD1 BUS_AD7 BUS_ALE STC4130 Vdd18 Avdd18 Vss Test_Pin Vdd18 Test_Pin Vss Vdd18 Vss Vss Vdd18 Vss Vss Vdd33 Vdd18 Vdd18 Vss Vdd33 Vss Vdd18 Vss Vdd33 Vss (TQ100 Package) See Pg. 42 for Mechanical Dimensions

Data Sheet #: TM084 Page 4 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet STC4130 Pin Description Table 1: Pin Description Pin Name Pin # I/O1 Description Vdd33 6,22,31, 44,59, 69,80, 89,97 I 3.3V power input Vdd18 9,18,27, 38,47,53, 65,73,84, I 1.8V power input Vss 3,13,15, 20,29,35, 41,49,56, 62,67,71, 78,82,87, Digital ground AVdd18 1, 76 1.8V analog power input Avss 75, 100 Analog ground TRST 94 I JTAG reset TCK 93 I JTAG clock TMS 91 I JTAG mode selection TDI 90 I JTAG data input TDO 88 O JTAG data output RESET

30 I Active low to reset the chip

MCLK 99 I Master clock input, 10 MHZ or 20 MHz MCLK_FRQ_SEL 98 I Master clock frequency select, 0 = 10 MHz or 1 = 20 MHz BUS_MODE0 63 I Bus mode selection, 00: SPI, 01: Motorola, 10: Intel, 11: Multiplex BUS_MODE1 64 I Bus mode selection, 00: SPI, 01: Motorola, 10: Intel, 11: Multiplex BUS_CS

45 I Parallel bus or SPI Chip select

BUS_ALE 46 I Parallel bus address la tch or SPI clock input BUS_WRB 48 I Parallel bus write or SPI data input BUS_RDB 50 I Parallel bus read or read/write input BUS_RDY 51 O Parallel bus ready output or SPI data output BUS_A6 61 I Bus Address bit 6 BUS_A5 60 I Bus Address bit 5 BUS_A4 58 I Bus Address bit 4 BUS_A3 57 I Bus Address bit 3 BUS_A2 55 I Bus Address bit 2 BUS_A1 54 I Bus Address bit 1 BUS_A0 52 I Bus Address bit 0 BUS_AD7 43 I/O Parallel bus address/data bit7

Data Sheet #: TM084 Page 5 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet BUS_AD6 42 I/O Parallel bus address/data bit6 BUS_AD5 40 I/O Parallel bus address/data bit5 BUS_AD4 39 I/O Parallel bus address/data bit4 BUS_AD3 37 I/O Parallel bus address/data bit3 BUS_AD2 36 I/O Parallel bus address/data bit2 BUS_AD1 34 I/O Parallel bus address/data bit1 BUS_AD0 33 I/O Parallel bus address/data bit0 BUS_INTR

32 O Interrupt

REF1 2 I Reference input 1 REF2 4 I Reference input 2 REF3 5 I Reference input 3 REF4 8 I Reference input 4 REF5 10 I Reference input 5 REF6 12 I Reference input 6 REF7 14 I Reference input 7 REF8 16 I Reference input 8 REF9 17 I Reference input 9 REF10 19 I Reference input 10 REF11 21 I Reference input 11 REF12 23 I Reference input 12 T0_M/S

24 I Select master or slave mode for T0, 1: Master, 0: Slave

T4_M/S 28 I Select master or slave mode for T4, 1: Master, 0: Slave T0_XSYNC_IN 25 I Cross-couple SyncLinkTM data link input fot T0 for master/slave redundant applications T0_XSYNC_OUT 70 O Cross-couple SyncLinkTM data link output fot T0 for master/slave redundant applications T4_XSYNC_IN 26 I Cross-couple SyncLinkTM data link input fot T4 for master/slave redundant applications T4_XSYNC_OUT 66 O Cross-couple SyncLinkTM data link output fot T4 for master/slave redundant applications CLK0_P 85 O 155.52 MHz LVDS output CLK0_N 86 O 155.52 MHz LVDS output CLK1 83 O 19.44/38.88/77.76 MHz CLK2 81 O 19.44/38.88/77.76 MHz CLK3 79 O 8 KHz frame pulse or 50% duty cycle clock CLK4 77 O 2 KHz frame pulse or 50% duty cycle clock CLK5 74 O 44.736/34.368 MHz CLK7 68 O 1.544/2.048 MHz Test_Pin 7,11,96 I Test pin, must be grounded for normal operation Table 1: Pin Description Pin Name Pin # I/O1 Description

Data Sheet #: TM084 Page 6 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Absolute Maximum Ratings Note 1: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions. Operating Conditions and Electrical Characteristics Note 2: LVCMOS 3.3 compatible Note 3: For Industrial Temperature Range (-40° to 85), Use part number STC4130-I Table 2: Absolute Maximum Ratings Symbol Parameter Min. Max Units Notes Vdd33 Logic power supply voltage, 3.3V -0.5 4.5 volts 1 Vdd18 Logic power supply voltage, 1.8V -0.5 2.5 volts 1 VIN Logic input voltage, rel. to GND -0.5 5.5 volts 1 TSTG Storage Temperature -65 150 C 1 Table 3: Recommended Operating Conditions and Electrical Characteristics Symbol Parameter Min. Nominal Max. Units Notes Vdd33 3.3V digital power supply voltage 3.0 3.3 3.6 Volts Vdd18 1.8V digital power supply voltage 1.65 1.8 1.95 Volts VIH (3.3V) High level input voltage 2.0 5.5 Volts 2 VIL (3.3V) Low level input voltage -0.3 0.8 Volts 2 VOH (3.3V) High level output voltage (I OH = -12mA) Vcc - 0.4 Vcc Volts 2 VOL (3.3V) Low level output voltage (I OL =12mA) 0 0.4 Volts 2 CIN Input capacitance 8 pF TRIP Input reference signal positive pulse width 10 nS TRIN Input reference signal negative pulse width 10 nS TA Operating Ambient Temperature Range 0 70 ¶C 3 Icc (Vcc) 3.3V digital supply current 80 mA Icc (Vcc) 1.8V supply current 240 mA P d Device power dissipation W

Data Sheet #: TM084 Page 7 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Register Map Table 4: Register Map Addr Reg Name Bits Type Description 0x00 Chip_ID 15-0 R Chip ID, 0x4130 0x02 Chip_Rev 7-0 R Chip revision number 0x01 0x03 Chip_Sub_Rev 7-0 R Ch ip sub-revision 0x01 0x04 T0_T4_MS_Sts 1-0 R Indicates master/slave state 0x05 T0_Slave_Phase_Adj 11-0 R/W Adjust T0 slav e phase from 0 ~ 409.5 nS in 0.1 nS steps 0x07 T4_Slave_Phase_Adj 11-0 R/W Adjust T4 slav e phase from 0 ~ 409.5 nS in 0.1 nS steps 0x09 Fill_Rate 3-0 R/W Leaky buc ket fill rate, 1 ~ 16 mS 0x0a Leak_Rate 3-0 R/W Leaky bucket leak rate, 1/n th of fill rate, n = 1 ~ 16 0x0b Bucket_Size 5-0 R/W Leaky bucket size, 0 ~ 63 0x0c Assert_Threshold 5-0 R/W Leaky bucket alarm assert threshold, 0 ~ 63 0x0d De_Assert_Threshold 5-0 R/W Leaky bucke t alarm de-assert threshold, 0 ~ 63 0x0e Freerun_Cal 10-0 R/W Freerun calibration of the TCXO, - 102.4 ~ + 102.3 ppm 0x10 Disqualification_Range 9-0 R/W Referenc e disqualification range, 0 ~ 102.3 ppm 0x12 Qualification_Range 9-0 R/W Reference qualification range, 0 ~ 102.3 ppm 0x14 Qualification_Timer 5-0 R/W Refer ence qualification timer, 0 ~ 63 S 0x15 Ref_Selector 3-0 R/W Determines which re ference data is shown in register 0x16 0x16 Ref_Frq_Offset 14-0 R Reference frequency and frequency offset are shown in bits 14-12 and 11-0 0x18 Refs_Activity 13-0 R Referenc e and cross reference activity 0x1a Refs_Qual 11-0 R Reference 1 ~ 12 qualification 0x1c T0_Control_Mode 5-0 R/W OOP -Follow/Don’t Follow, Manual/Auto, Revertive, HO_Usage, PhaseAlignMode 0x1d T0_Bandwidth 4-0 R/W Bandwidth selection 0x1e T0_Auto_Active_Ref 3-0 R Indicates automatically selected reference 0x1f T0_Manual_Active_Ref 3-0 R/W Selects t he active reference in manual mode 0x20 Reserved 31-0 R Reserved 0x24 T0_Long_Term_Accu_History 31-0 R Long term Accumulated History for T0 relative to the TCXO 0x28 T0_Short_Term_Accu_History 31-0 R Short term Ac cumulated History for T0 relative to the TCXO 0x2c T0_User_Accu_History 31-0 R/W User Hol dover data for T0 relative to the TCXO 0x30 T0_HO_BW_Ramp 7-0 R/W Bits7-4, Long term history accumuation bandwidth: 9.7, 4.9, 2.4, 1.2, 0.61, 0.03 mHz Bits3-2, Short term history accumulation bandwidth: 2.5, 1.24, 0.62, 0.31 mHz Bit21:0, Ramp control: none, 1, 1.5, 2 ppm/S 0x31 T0_Priority_Table 47-0 R/W REF1-12 selection priority for automatic mode, 4 bits/reference 0x37 T0_PLL_Status 7-0 R LTH Avail, LT H Complete, OOP, LOL, LOS, Sync 0x38 T0_Accu_Flush 0-0 W 0: Flush current history, 1: Flush all histories 0x39 T4_Control_Mode 5-0 R/W OOP -Follow/Don’t Follow, Manual/Auto, Revertive, HO_Usage, PhaseAlignMode 0x3a T4_Bandwidth 4-0 R/W Bandwidth selection 0x3b T4_Auto_Active_Ref 3-0 R Indicates automatically selected reference 0x3c T4_Manual_Active_Ref 3-0 R/W Selects t he active reference in manual mode 0x3d Reserved 31-0 R Reserved 0x41 T4_Long_Term_Accu_History 31-0 R Long term Accumulated History for T4 relative to the TCXO

Data Sheet #: TM084 Page 8 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet 0x45 T4_Short_Term_Accu_History 31-0 R Short term Ac cumulated History for T4 relative to the TCXO 0x49 T4_User_Accu_History 31-0 R/W User Hol dover data for T4 relative to the TCXO 0x4d T4_HO_BW_Ramp 7-0 R/W Bits7-4, Long term history accumuation bandwidth: 9.7, 4.9, 2.4, 1.2, 0.61, 0.03 mHz Bits3-2, Short term history accumulation bandwidth: 2.5, 1.24, 0.62, 0.31 mHz Bit21:0, Ramp control: none, 1, 1.5, 2 ppm/S 0x4e T4_Priority_Table 47-0 R/W REF1-12 selection priority for automatic mode, 4 bits/reference 0x54 T4_PLL_Status 7-0 R LTH Avail, LT H Complete, OOP, LOL, LOS, Sync 0x55 T4_Accu_Flush 0-0 W 0: Flush current history, 1: Flush all histories 0x56 CLK0_Sel 0-0 R/W 155.52 MHz clock enable/disable for CLK0 0x57 CLK1_Sel 1-0 R/W 19.44MHz/38.88MHz/77. 76MHz or disable select for CLK1 0x58 CLK2_Sel 1-0 R/W 19.44MHz/38.88MHz/77. 76MHz or disable select for CLK2 0x59 CLK3_Sel 5-0 R/W 8KHz output 50% duty cy cle or pulse width selection for CLK3 0x5a CLK4_Sel 5-0 R/W 2KHz output 50% duty cy cle or pulse width selection for CLK4 0x5b CLK5_Sel 1-0 R/W DS3/E3 select for CLK5 0x5c CLK6_Sel 3-0 R/W DS1 x n / E1 x n selector for CLK6 0x5d CLK7_Sel 1-0 R/W Ds1/E1 selector for CLK7 0x5e Intr_Event 9-0 R/W Interrupt event 0x60 Intr_Enable 9-0 R/W Interrupt enable Table 4: Register Map Addr Reg Name Bits Type Description

Data Sheet #: TM084 Page 9 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet General Description The STC4130 is an integrated single chip solution for the synchronous clock in SDH and SONET network elements. It’s highly integrated design implements all of the necessary reference selection, monitoring, dig- ital filtering, synthesis, and control functions. An external OCXO or TCXO at either 10 or 20 MHz com- pletes a system level solution (see Functional Block Diagram, Figure 1). The STC4130 includes two independent DPLLs (Digital Phase-Locked Loop) implementing the timing functions of T0 and T4. Each may select one of 12 reference inputs as its acti ve reference. T0 provides 7 of the chip’s 8 clock outputs while T4 provides one clock output. Both T0 and T4 provide a cross refer- ence output for master/slave applications. Reference frequencies are autodected and may each be 8KHz, 64KHz, 1.544MHz, 2.048MHz, 19.44MHz, 38.88MHz, or 77.76MHz. Each reference input is continuously monitored for activity and frequency offset. Activity monitoring is implemented with a leaky bucket accumulato r with programmable fill and leak rates. Frequency offset is determined relative to the digitally calibrated external OCXO/TCXO. A reference is designated as “q ualified” if it is active and its frequency is within the programmed frequency offset range for a pre-programmed time. Active references may be selected manually or automatically, individually selectable for T0 and T4. In manual mode, the active reference is selected under application control, independant of it’s qualification status. In automatic mode, the active reference is selected according to revertivity status, and each reference’s priority and qualification. Reference priorities are individually programmable. T0 and T4 each have their own priority tables. While a current active reference is qualified, revertivity determines whether a higher priority qualified reference should be selected as the new active reference. If revertivity is enabled, the highest priori ty qualified reference will always be selected as the active reference. If revertivity is not enabled, a new or returning qualified reference of higher priori ty will not be selected until the current active reference is disqualified. The two independent clock generators, T0 and T4, each include a DPLL, which may operate in the Freerun, Synchronized, and Holdover modes. Both clock generators support master/slave operation for redundant applications. T0 generates Connor- Winfield’s proprietary SyncLink TM Cross-couple data link, which provid es master/slave phase information and state data to ensure seamless side switches. T4 provides an 8K Hz cross-couple signal. The slave output clock phase is user adjustable. The T0 and T4 clock generators may each be in fre- erun, synchronized, or holdover modes. In freerun, the clock outputs are simply determined by the accu- racy of the digitally calibrated OCXO/TCXO. In syn- chronized mode, the chip phase locks to the selected input reference. Phase lock may be selected as arbi- trary or zero phase offset between the reference and clock outputs. All reference switches are performed in a hitless manner, and frequency ramp controls ensure smooth output signal transitions. When references are switched , the device will minimize phase transitions in the output clocks. While synchro- nized, a frequency history is accumulated. In hold- over mode, the chip outputs are synthesized according to this or a user supplied history. The Digital Phase Locked Loop which provides the critical filtering and frequency/phase control functions is implemented with Connor-Winfield’s NOVA Kernel - a set of well-proven algorithms and control that meet or exceed all requirements and lead the indus- try in critical jitter and accuracy performance parame- ters. Filter bandwidth may be user configured. The device generates 8 independent synchronized output clocks. The first is at 155.52MHZ. The second and third clocks may be programmed at 19.44/38.88/ 77.76MHZ. The fourth and fifth are at 8kHz and 2kHz. The sixth is programmable at 1, 2, 4, 8, or 16 x T1 or E1. The seventh is programmable at either DS3 or E3. The eighth is programmable at either T1 or E1. Control functions are provided either via a standard SPI serial bus interface or 8-bit parallel bus register interfaces. These provide access to the STC4130’s comprehensive, yet simple to use internal control and status registers. Para llel bus operation is sup- ported in the Motorola mode, Intel mode, or Multiplex bus mode.

Data Sheet #: TM084 Page 11 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet beyond the disqualificatio n range will disqualify the reference. It may then be re-qualified and the activity alarm is de-asserted, if it is within the qualification range for more than the qualification time. The reference qualification status of each reference may then be read from register Refs_Qual (0x1a/ 1b). Figure 3: Reference Qualification and Disqualification DPLL Active Reference Selection The T0 and T4 clock generators may be individually operated in either manual or automatic input refer- ence selection mode. The mo de is selected via the T0(4)_Control_Mode registers. Manual Reference Selection Mode In manual reference selection mode, the user may select the reference. Manual reference selection mode is selected by setting bit 4 of the T0_Control_Mode (0x1c) or T4_Control_Mode (0x39) register (for T0 or T4, respectively) to 0. The reference is selected by writing to bits 0 - 3 of the T0_Manual_Active_Ref (0x1f) and T4_Manual_Active_Ref (0x3c) registers. Automatic Reference Selection Mode In automatic reference selection mode, the device will select one pre-qualifie d reference as the active reference. Automatic reference selection mode is set by writing bit 4 of the T0_Control_Mode (0x1c) or T4_Control_Mode (0x39) register (for T0 or T4, respectively) to 1. The reference is picked according to its indicated pri- ority in the reference priority table, Registers T0_Priority_Table (0x31~0x36) or T4_Priority_Table (0x4e ~ 0x0x53). Each reference has one entry in the table, which may be set to a value from 0 to 15. ‘0’ masks-out the reference, while 1 to 15 set the priority, where ‘1’ has the highest, and ‘15’ has the lowest priority. The highest priority pre- qualified reference is chosen as the active reference. The automatically selected reference for each DPLL may be read from registers T0_Auto_Active_Ref (0x1e) and T4_Auto_Active_Ref (0x3b). The pre-qualification scheme is described in the Ref- erence Inputs Monitoring and Qualification sec- tion. When a selected active reference is disqualified, the highest priority qualified remaining reference is chosen. If multiple references share the same priority, they are ordered according to the dura- tion of their qualification. The longer the duration, the higher the priority is set. When a reference is disqualified, and subsequently re-qualified as the highest priority candidate, it may or may not be re-selected as the active reference. This is determined by either enabling or disabling “reversion” by writing bit 3 of the T0_Control_Mode (0x1c) or T4_Control_Mode (0x39) register (for T0 or T4, respectively) to “1” for revertive or to “0” for non-revertive operation. If reversion is enabled, a qualified/re-qualified refer- ence will be selected as the new active reference, if it is the highest priority qualif ied reference at that time. If reversion is disabled, the active reference will not be pre-empted by a higher priority reference until it is disqualified. Digital Phase Locked Loop General

Description

The STC4130 includes both a T0 and T4 clock gen- erator. Each clock generator has a DPLL, including a phase detector and a digital filter. Each DPLL may select any of the 12 input reference clocks in master mode. In slave mode, they will Activity Not Good Activity Good Qualified Activity Alarm Asserted Activity Alarm AssertedActivity Alarm De-Asserted Out of Disqualification Range Within Offset Qualification Range for more than Qualification Time

Data Sheet #: TM084 Page 13 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Synchronized Mode The Synchronized mode may be entered automati- cally, when in the Automa tic Reference Selection mode (as shown in figure 4), or manually, by writing to the T(0/4)_Manual_Active_Ref registers (0x1f/ 0x3c), selecting a reference as well as the operating mode. Each DPLL’s loop bandwidth may be set indepen- dently. Loop bandwidth is selectable from 90mHz to 107Hz by writing to the T(0/4)_Bandwidth registers (0x1d/ 0x3a). In the “Synchronized” mode, bit 0 of the T(0/ 4)_Control_Mode registers (0x1c, 0x39) deter- mines the output clock to input reference phase alignment mode. In “Arbitrary” mode, the clock output phase relationship relative to the reference input phase is according to the initial start-up phase. In “Phase Align” mode, the ou tput clocks are phase aligned to the selected reference. (It should be noted that output-to-reference phase alignment is meaning- full only in those cases where the output frequency and reference are the same or related by a factor of n.) When locked on an external reference, two holdover histories are built, for use in Holdover mode: 1) Long-Term History – This is a long-term averaged frequency of the selected external reference, accumulated according to a sin- gle-pole low pass filtering algorithm. The - 3dB point of the algorithm may be applica- or 0.30 mHz, by writing to the T(0/ 4)_HO_Ramp registers (0x30/ 0x4d). Inter- nally, an express mode is used initially to apply a lower time-constant to speed up the history accumulation process. When a long term history has been built, it is indicated as available by the LHA bit 7 of the T(0/ 4)_DPLL_Status registers (0x37/0x54). Additionally, the application may flush/rebuild this long-term history, by writing to the T(0/ 4)_Accu_Flush registers (0x38, 0x55). The long-term history is used when operating in Holdover Mode, and may be read from the T(0/4)_Long_Term_Accu_History regis- ters (0x24-0x27/ 0x41-0x44). 2) Short-Term History – The short term history may be programmed for a -3dB point of 2.5, 1.24, 0.62, or 0.31 mHz by writing to the T(0/ 4)_HO_Ramp registers (0x30/ 0x4d). The short-term history is used, in the event of a reference loss in manual reference selection mode, and may be read from the T(0/4)_Short_Term_Accu_History regis- ters (0x28-0x2b/ 0x45-ox48) In manual mode selection, there are two special cases of the Synchronized mode: a) “Zombie” Mode – If the selected active reference signal is lost, the DPLL output is generated according to a short-term history. b) Out of Pull-in Range Mode - If the selected refer- ence exceeds the pull-in range as programmed by the application, the DPLL output may be pro- grammed to stay at the pull-in range limit, or to follow the reference. This is programmed by writing to bit 5 of the T(0/4)_Control_Mode registers (0x1c/ 0x39), specifying whether to follow or not follow a reference that has exceded the pull-in range. Additionally, when a device is operated as a slave in a master/slave pair (by tying the T(0/4)_M/S pin low), the device locks and phase align on the cross-cou- pled SyncLinkTM data link signal on the (T0/ T4)_XSYNC_IN input. When the device has locked on a reference, the “SYNC” bit 0 is set in the T(0/4)_DPLL_Status regis- ter (0x37/ 0x54). If synchronization is lost, the “LOL” bit 2 is set in the T(0/4)_DPLL_Status register. Holdover Mode The application may select either of two sources of frequency offset in Holdover mode, as determined by writing bit 2 of the T(0/4)_Control_Mode registers (0x1c/ 0x39): a) Device Accumulated History Holdover Mode – uses the long-term hist ory accumulated by the device to synthesize the DPLL output This is analo- gous to the Freerun mode, except that the Holdover algorithms effectively supply the “frequency offset” from the holdover history. b) User Supplied History Mode – The DPLL output is synthesized according to an application supplied frequency offset, as provided in the T(0/ 4)_User_Accu_History registers (0x2c/ 0x49). To facilitate the user’s accumulation of a holdover his- tory, the user may read the short term history of the active reference from the T(0/ 4)_Shor_Term_Accu_History registers (0x28-0x2b/

Data Sheet #: TM084 Page 14 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet 0x45-0x48). On either transition, from Synchronized to Holdover, or back from Holdover to Synchronized, an applica- tion programmable maximum slew rate of 1, 1.5, or 2 ppm/second (or no slew rate limit) is applied, as writ- ten to the T(0/4)_HO_Ramp registers (0x30/ 0x4d). Output Clocks The clock output section includes 4 clock genera- tions, an APLL, and four dividers, and generates nine synchronized clocks, as shown in figure 5. Figure 5: Output Clocks The first synthesizer drives an analog PLL and gen- erates five output clocks. It is driven from the T0 DPLL:

• CLK0: 155.52 MHz (LVPECL), enabled/dis- abled by writing the CLK0_Sel register (0x56), bit 0.
• CLK1: Programmable at 19.44MHz, 38.88MHz, 77.76 MHz, and “disabled”, by writing to the CLK1_Sel register (0x57), bits 0 - 1.
• CLK2: Programmable at 19.44MHz, 38.88MHz, 77.76 MHz, and “disabled”, by writing to the CLK2_Sel register (0x58), bits 0 - 1.
• CLK3: 8kHz, 50% duty cycle or programma- ble pulse width, and may be disabled by writ- ing to the CLK3_Sel register (0x59), bits 0 -
• CLK4: 2kHz, 50% duty cycle or programma- ble pulse width, and may be disabled by writ- ing to the CLK4_Sel register (0x5a), bits 0 - Two synthesizers generate additional clocks from the T0 clock generator:
• CLK5: Either DS3 or E3 rate, or “disabled”, programmed by writing to the CLK5_Sel reg- ister (0x5b), bits 0 - 1.
• CLK6: Programmable at nxDS1 or nxE1 where n=1,2,4,8,16, or may be disabled, by writing to the CLK6_Sel register (0x5c), bits 0 - 3. One synthesizer is driven by the T4 clock generator:
• CLK7: Either DS1 or E1 rate, or “disabled”, programmed by writing to the CLK7_Sel reg- ister (0x5d), bits 0 - 1. When a clock output is disabled, the pin is tri-stated. In addition, the T0_Xsync_OUT and T4_Xsync_OUT outputs provide phase information and state data for master/slave operation of the T0 and T4 clock generators. Note that the CLK1, 2, 5 and 6 are phase aligned with the CLK3 (8KHz) as shown in Figure 7. CLk3 is phase aligned with CLK4 (2KHz). T0 DPLL T4 DPLL Clk APLL Divider Divider Divider Divider Clk1 Clk2 Clk3 Clk4 Clk0 Clk7 Clk6 Clk5 T1, E1 DS3, E3 nxDS1, nxE1 n = 1,2,4,8,16

155.52 MHz

19.44 / 38.88 / 19.44 / 38.88 /

Data Sheet #: TM084 Page 16 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Figure 8: T4 CLK7 Master/Slave Skew Control Once a pair of clock generators has been operating in aligned master/slave mode, and a master/slave switch occurs, the clock generator that becomes master will maintain its ou tput clock phase and fre- quency while a phase rebuild (to the current output clock phase) is performed on its selected reference input. Therefore, as master mode operation com- mences, there will be no phas e or frequency hits on the clock output. Assuming the phase offset is pro- grammed for the actual propagation delay of this cross-couple path, there will again be no phase hits on the output clock of th e clock generator that has transitioned from master to slave. The data link will also provide state inform ation that will allow the new master to lock on the same reference as the old mas- ter. Master T4 Clock Generator STC4130 Slave T4 Clock Generator STC4130 T1/E1 T1/E1 Programmable skew 0 to 409.5 nS

Data Sheet #: TM084 Page 17 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Processor Interface Descriptions The STC4130 supports four common microprocessor control interfaces: SPI, Motorola, Intel, and multiplex parallel. The control interface mode is selected with the Bus_Mode(0/1) pins: The following sections describe each bus mode’s interface timing: SPI Bus Mode The SPI interface bus mode uses the BUS_CS, BUS_ALE, BUS_WRB, and BUS_RDY pins, corresponding to CS, SCLK, SDI, and SDO respectively, with timing as shown in figures 9 and 10: Serial Bus Timing Figure 9: Serial Bus Timing, Read access Figure 10: Serial Bus Timing, Write access Bus_Mode1, Bus_Mode0 Bus Mode

00 SPI

01 Motorola

10 Intel

11 Multiplex parallel

5 6 7 8 13 14 15 169 10 11 12 LSBMSB SDO MSB LSB tDRDY tCH tCL tCS tDs tDh tCSMIN tDHLD D6 D5 D4 D3 D2 D1 D0 tCSHLD tCSTRI CS SCLK SDI tDs 1 2 3 4 A6 A5 A4 A3 A2 A1 A0 5 6 7 8 13 14 15 169 10 11 12 tDh LSBMSB tCH tCL tCS D7 D6 D5 D4 D3 D2 D1 D0 LSBMSB tCSMINtCSHLD

Data Sheet #: TM084 Page 18 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Table 5: Serial Bus Timing Symbol Description Min Max Unit tCS CS low to SCLK high 10 nS tCH SCLK high time 25 nS tCL SCLK low time 25 nS tDs Data setup time 10 nS tDh Data hold time 10 nS tDRDY Data ready 7 nS tDHLD Data hold 5 nS tCSHLD Chip select hold 30 nS tCSTRI Chip select to data tri-state 5 nS tCSMIN Minimum delay between successive accesses 50 nS

Data Sheet #: TM084 Page 19 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Motorola Bus In Motorola mode, the device will interface to 680xx type processors. The BUS_CS, BUS_RDB, BUS_A(6-0), BUS_AD(7-0), and BUS_RDY pins are used, corresponding to CS, R/W, A, AD, and RDY, respectively. Timing is as follows: Motorola Bus Timing Figure 11: Motorola Bus Read Timing Table 6: Motorola Bus Read Timing Symbol Description Min Max Unit tCS CS low time 50 nS tCSd CS minimum high time between reads/writes 50 nS tRWs Read/write setup time 0 nS tRWh Read/write hold time 0 nS tAs Address setup 10 nS tAh Address hold 0 nS tDd1 Data valid delay from CS low 50 nS tDd2 Data high-z delay from CS low 10 nS tRDY1 CS low to RDY high delay 13 nS tRDY RDY high time 37 50 nS tRDYh CS hold after RDY low 0 nS CS tRWs tDd1 tCS R/W A AD RDY tCSd tRWh tAs tAh Address Data tDd2 tRDYd1 tRDYd2tRDYhtRDY

Data Sheet #: TM084 Page 20 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Figure 12: Motorola Bus Write timing Table 7: Motorola Bus Read Timing tRDY2 RDY high-z delay after CS high 9 nS Symbol Description Min Max Unit tCS CS low time 50 nS tCSd CS minimum high time between writes/reads 50 nS tRWs Read/write setup time 0 nS tRWh Read/write hold time 0 nS tAs Address setup 10 nS tAh Address hold 0 nS tDs Data setup time before CS high 10 nS tDh Data hold time after CS high 10 nS tRDYd1 CS low to RDY high delay 13 nS tRDY RDY high time 37 nS tRDYh CS hold after RDY low 0 nS Symbol Description Min Max Unit CS tRWs tDs tCS R/W A AD RDY tCSd tRWh tAs tAh Address Data tDh tRDYd1 tRDYd2tRDYhtRDY

Data Sheet #: TM084 Page 21 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Intel Bus In Intel mode, the device will interface to 80x86 type processors. The BUS_CS, BUS_WRB, BUS_RDB, BUS_A(6-0), BUS_AD(7-0), and BUS_RDY pins are used, corresponding to CS, WRB, RDB, A, AD, and RDY, respectively. Timing is as follows: Figure 13: Intel Bus Read Timing Table 8: Intel Bus Read Timing tRDYd2 RDY high-z delay after CS high 7 nS Symbol Description Min Max Unit tRDBs Read setup time 0 nS tRDB Read low time 40 nS tRDBh Read hold time 0 nS tRDB1 Time between consecutive reads 50 nS tAs Address setup 10 nS tAh Address hold 0 nS tDd1 Data valid delay from RDB high 50 nS tDd2 Data high-z delay from RDB high 10 nS tRDYd1 CS low to RDY high delay 13 nS Symbol Description Min Max Unit CS tRDBs tDd1 WRB A AD RDY tRDB tAs tAh Address Data tDd2 tRDYd2 tRDYd3tRDYhtRDY RDB tRDB1 tRDBh tRDYd1

Data Sheet #: TM084 Page 22 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet tRDYd2 RDB low to RDY low 40 nS tRDY RDY low time 50 nS tRDYh RDB hold after RDY high 0 nS tRDY3 RDY high-z delay after CS high 11 nS Symbol Description Min Max Unit

Data Sheet #: TM084 Page 23 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Figure 14: Intel Write Read Timing Table 9: Intel Bus Write Timing Symbol Description Min Max Unit tWRBs Write setup time 0 nS tWRB Write low time 40 nS tWRBh Write hold time 0 nS tWRB1 Time between consecutive writes 50 nS tAs Address setup 10 nS tAh Address hold 0 nS tDs Data setup time before CS high 10 nS tDh Data hold time after CS high 10 nS tRDYd1 CS low to RDY high delay 13 nS tRDYd2 RDB low to RDY low 40 nS tRDY RDY low time 50 nS tRDYh RDB hold after RDY high 0 nS tRDY3 RDY high-z delay after CS high 10 nS CS tWRBs tDs WRB A AD RDY tWRB tAs tAh Address Data tDh tRDYd2 tRDYd3tRDYhtRDY RDB tWRB1 tWRBh tRDYd1

Data Sheet #: TM084 Page 24 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Multiplex Bus Mode In multiplex bus mode, the device can interface with microprocessors which share the address and data on the same bus signals. The BUS_ALE, BUS_CS, BUS_WRB, BUS_RDB, BUS_AD(7-0), and BUS_RDY pins are used, corresponding to ALE, CS, WRB, RDB, AD, and RDY, respectively. Multiplex Bus Timing Figure 15: Multiplex Bus Read Timing Table 10: Multiplex Bus Read Timing Symbol Description Min Max Unit tALE ALE high time 10 nS tALEd ALE falling edge to RDB low 0 nS tADs Address setup time 10 nS tADh Address hold time 10 nS tCSs Read setup time 0 nS tRDB Read time 40 nS tCSh CS hold time 0 nS tCSd CS delay for multiple read/writes 50 nS tDd1 Data valid delay from RDB low 50 nS tDh2 Data high-z from RDB high 10 nS tRDYd1 CS low to RDY active 13 nS tRDYd2 RDB low to RDY low 40 nS tRDY RDY low time 50 nS tRDYh Read hold after RDY high 0 nS CS tDd1 WRB AD RDY tRDB Address Data tDh2 tRDYd2 tRDYd3tRDYhtRDY RDB tCSd tCSh tRDYd1 tCSs tALEdtALE tADs tADh ALE

Data Sheet #: TM084 Page 25 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Figure 16: Multiplex Bus Write Timing Table 11: Multiplex Bus Write Timing tRDYd3 RDY high-z delay after CS high 10 nS Symbol Description Min Max Unit tALE ALE high time 10 nS tALEd ALE falling edge to RDB low 0 nS tADs Address setup time 10 nS tADh Address hold time 10 nS tCSs Write CS setup time 0 nS tWRB Write time 40 nS tCSh CS hold time 10 nS tCSd CS delay for multiple write/reads 50 nS tDs Data setup time 10 nS tDh Data hold time 10 nS tRDYd1 CS low to RDY active 13 nS tRDYd2 WRB low to RDY low 40 nS tRDY RDY low time 50 nS tWRBh WRB hold after RDY high 0 nS tRDYd3 RDY high-z delay after CS high 9 nS Symbol Description Min Max Unit CS tDs WRB AD RDY tWRB Address Data tDh tRDYd2 tRDYd3tWRBhtRDY RDB tCSd tCSh tRDYd1 tCSs tALEdtALE tADs tADh ALE

Data Sheet #: TM084 Page 26 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Register Descriptions and Operation General Register Operation The STC4130 device has 1, 2, and 4 byte registers. One byte registers are read and written directly. Two and four byte registers must be read and written in a specific manner and order, as follows: Multibyte register reads A multibyte register read must commence with a read of the least significant byte first. This triggers a transfer of the remaining byte(s) to a holding resgister, ensuring that the remaining data will not change with the con- tinuing operation of the device. The remaining byte(s) may then be read in any order, and with no timing restric- tions. Multibyte register writes A multibyte register write must commence with a write to the least significant byte first. Subsequent writes to the remaining byte(s)must be performed in ascending byte order, but with no timing restrictions. Multibyte reg- ister writes are temporarily stored in a holding register, and are transferred to the target register when the most significant byte is written. Clearing bits in the Interrupt Status Register Interrupt event register (Intr_Event, 0x5e~0x5f) bits are cleared by writing a “1” to the bit position to be cleared. Interrupt bit positions to be left as is are written with a “0”. Default Register Settings Chip_ID, 0x00 (R) Chip_Rev, 0x02 (R) Chip_Sub_Rev, 0x03 (R) Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x00 0x30 0x01 0x41 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x02 0x01 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x03 0x01

Data Sheet #: TM084 Page 27 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet T0_T4_MS_Sts, 0x04 (R/W) Reflects the states of the T0/T4_Master_Slave select pins. 1 = Master, 0 = slave T0_Slave_Phase_Adj, 0x05 (R/W) The T0 slave phase may be adjusted 0 to 409.5 nS relative to the cross couple input with 0.1 nS resolution. This is a 12 bit register, split across address 0x05 and 0x06. Default value: 0. T4_Slave_Phase_Adj, 0x07 (R/W) The T4 slave phase may be adjusted 0 to 409.5 nS relative to the cross couple input with 0.1 nS resolution. This is a 12 bit register, split across address 0x07 and 0x08. Default value: 0. Fill_Rate, 0x09 (R/W) Sets the fill rate window size for the reference activity monitor. The value can be set from 0 to 15, correspond- ing to 1mS to 16mS. Default value: 1. Leak_Rate, 0x0a (R/W) Sets the leak rate for the reference activity monitor to 1/nth of the fill rate, corresponding to n x the fill rate win- dow size. Valid values from 0 to 15, corresponding to n = 1 to 16. For example, if the fill rate is set to 4mS and the leak rate is set to 3 (n = 4), the leak rate window size will be 16mS. Default value: 3. Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x04 Not used T4 M/S T0 M/S Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x05 Adjust T0 slave phase from 0 ~ 409.5 nS in 0.1 nS steps, lower 8 bits 0x06 Not used Adjust T0 slave phase from 0 ~ 409.5 nS in 0.1 nS steps, upper 4 bits Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x07 Adjust T4 slave phase from 0 ~ 409.5 nS in 0.1 nS steps, lower 8 bits 0x08 Not used Adjust T4 slave phase from 0 ~ 409.5 nS in 0.1 nS steps, upper 4 bits Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x09 Not used Leaky bucket fill rate window, 0 ~ 15, Default = 0 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x0a Not used Leak rate, 1/nth of fill rate, 0 ~ 15

Data Sheet #: TM084 Page 28 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Bucket_Size, 0x0b (R/W) Sets the leaky bucket size for the reference activity monitor. Bucket size must be greater than or equal to the alarm assert value. Invalid values will not be written to the register. Default value: 20. Assert_Threshold, 0x0c (R/W) Sets the leaky bucket alarm assert threshold for the reference activity monitor. The alarm assert threshold value must be greater than the de-assert threshold value and less than or equal to the bucket size value. Invalid values will not be written to the register. Default value: 15. De_Assert_Threshold, 0x0d (R/W) Sets the leaky bucket alarm de-assert threshold for the reference activity monitor. The de-assert threshold value must be less than the assert threshold value. Invalid values will not be written to the register. Default value: 10. Freerun_Cal, 0x0e (R/.W) Freerun TCXO/OCXO calibration, from -102.4 to +102.3 ppm, in .1ppm steps, two’s complement. Default value: 0. Disqualification_Range, 0x10 (R/W) Reference disqualification range, from 0 to +102.3 ppm, in 0.1 ppm steps. This also sets the pull-in range, beyond which, in manual mode, a reference will either not be synchronized to or no longer will be followed (depending on the state of the OOP bits in the T0/4_Control_Mode registers). Default value: 110. Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x0b Not used Leaky bucket size, 0 ~ 63 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x0c Not used Leaky bucket alarm assert threshold, 0 ~ 63 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x0d Not used Leaky bucket alarm de-assert threshold, 0 ~ 63 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x0e Lower 8 bits 0x0f Not used Upper 3 bits Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x10 Lower 8 bits 0x11 Not used Upper 3 bits

Data Sheet #: TM084 Page 29 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Qualification_Range, 0x12 (R/W) Reference qualification range, from 0 to +102.3 ppm, in 0.1 ppm steps. Default value: 100. Qualification_Timer, 0x14 (R/W) Reference qualification timer, from 0 to 255 S. Default value: 10. Ref_Selector, 0x15 (R/W) Determines which reference data is displayed in register 0x16 and 0x17. Valid values from 1 to 12. Default value: 1. Ref_Frq_Offset, 0x16 (R) Displays the frequency offset and reference frequency for the reference selected by the Ref_Selector (0x15) quency is determined as follows: Refs_Activity, 0x18 (R) Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x12 Lower 8 bits 0x13 Not used Upper 3 bits Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x14 0 ~ 63 S Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x15 Not used 1 ~ 12 (0x1 ~ 0xc) Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x16 Lower 8 bits of frequency offset 0x17 Not used Reference frequency Up per 4 bits of frequency offset 0x13, bits 6 ~ 4 Frequency

000 No signal

011 1.544 MHz 100 2.048 MHz 101 19.44 MHz 110 38.88 MHz 111 77.76 MHz Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x18 Ref 8 Ref 7 Ref 6 Ref 5 Ref 4 Ref 3 Ref 2 Ref 1 0x19 Not used T4_Xsync_In T0_Xsync_In Ref 12 Ref 11 Ref 10 Ref 9

Data Sheet #: TM084 Page 30 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Reference activity indicator, 0 = no activity, 1 = activity. Refs_Qual, 0x1a (R) Reference qualification indicator, 0 = not qualified, 1 = qualified. T0_Control_Mode, 0x1c (R/W) Mode control bits for T0. Bit 0: 0 = Arbitrary (use initial phase), 1 = Phase align Bit 2, Accu_Usage: 0 = Device calculated long term history (LTH) is used; 1 = User supplied history is used. Bit 5, OOP: In manual mode, when the selected active reference is out of the pull-in range, as specified in reg- ister Disqualification_Range, 0x10, OOP will determine if the reference is to be followed, 0 = Don’t follow, 1 = Follow. Default value: 0. T0_Bandwidth, 0x1d (R/W) Sets the T0 bandwidth: Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x1a Ref 8 Ref 7 Ref 6 Ref 5 Ref 4 Ref 3 Ref 2 Ref 1 0x1b Not used Ref 12 Ref 11 Ref 10 Ref 9 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x1c Not used OOP: Out of Pull-in range: 0=Follow 1=Don’t fol- low Manual/ Auto 0=Manual 1=Auto Revertive 0=Non- revertive 1=Rever- tive Accu_Usage 0=LTH 1=User Phase Align Mode 0=Arbitrary 1=Align Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x1d Not used 0x1d, bits 4 ~ 0 Bandwidth, Hz 0 107 15 0 22 4 31 2 45 . 9 52 . 9 61 . 5 7. 7 3 80 . 3 7

Data Sheet #: TM084 Page 31 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Default value: 6. T0_Auto_Active_Ref, 0x1e (R) Indicates the automatically selected active reference for T0, when the device is a “master”. When the device is a “slave”, the mate’s active reference is indicated. T0_Manual_Active_Ref, 0x1f (R/W) Selects the active reference and the phase align mode for T0 in manual reference select mode. Default value: 0. T0_Long_Term_Accu_History, 0x24 (R) Long term accumulated history for T0 relative to the TCXO. Resolution is 0.745x10-3ppb. T0_Short_Term_Accu_History, 0x28 (R) Short term accumulated history for T0 relative to the TCXO. Resolution is 0.745x103 ppb. 90 . 1 8 10 0.09 31 ~ 11 Reserved Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x1e Not used Values from 0 - 12 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x1f Not used Values from 0 - 15 Bit 3 ~ Bit 0 Phase Align Mode/Ref selection

0000 Freerun

0001 ~ 1100 Ref 1 ~ Ref 12 1101 ~ 1111 Holdover Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x24 Bits 0 - 7 of 32 bit Long Term Holdover History 0x25 Bits 8 - 15 of 32 bit Long Term Holdover History 0x26 Bits 16 - 23 of 32 bit Long Term Holdover History 0x27 Bits 24 - 31 of 32 bit Long Term Holdover History Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x28 Bits 0 - 7 of 32 bit Short Term Holdover History 0x29 Bits 8 - 15 of 32 bit Short Term Holdover History 0x2a Bits 16 - 23 of 32 bit Short Term Holdover History 0x2b Bits 24 - 31 of 32 bit Short Term Holdover History 0x1d, bits 4 ~ 0 Bandwidth, Hz

Data Sheet #: TM084 Page 32 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet T0_User_Accu_History, 0x2c (R/W) User accumulated history for T0 relative to the TCXO. Resolution is 0.745x10-3 ppb. Default value: 0. T0_HO_Ramp, 0x30 (R/W) Holdover bandwidth and ramp controls for T0: Default value: 0x26 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x2c Bits 0 - 7 of 32 bit User Holdover History 0x2d Bits 8 - 15 of 32 bit User Term Holdover History 0x2e Bits 16 - 23 of 32 bit User Term Holdover History 0x2f Bits 24 - 31 of 32 bit User Term Holdover History Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x30 Not used Long term History Bandwidth Short term History abdn- width Ramp control 0x30, bits 6 ~ 4 Long term History Bandwidth, mHz 000 9.7 mHz 001 4.9 mHz 010 2.4 mHz 011 1.2 mHz 100 0.61 mHz 101 0.30 mHz 0x30, bits 3 ~ 2 Short term History Bandwidth, mHz 00 2.5 mHz 01 1.24 mHz 10 0.62 mHz 11 0.31 mHz 0x30, bits 1 ~ 0 Ramp control, ppm/sec

00 No Control

10 1.5 11 2

Data Sheet #: TM084 Page 33 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet T0_Priority_Table, 0x31 (R/W) Reference priority for automatic reference selection mode. Lower values have higher priority: Default value: 0. T0_PLL_Status, 0x37 (R) SYNC: Indicates synchronization has been achieved LOS: Loss of signal LOL: Loss of lock OOP: Out of pull-in range LHC: Long Term History Complete LHA: Long Term History Available T0_Accu_Flush, 0x38 (W) Writing to this register will perform a flush of the accumulated history. The value of bit zero determines which histories are flushed. Bit 0 = 0, Flush T0 current history only; bit 0 = 1, flush all T0 histories. T4_Control_Mode, 0x39 (R/W) Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x31 Ref 2 Priority Ref 1 Priority 0x32 Ref 4 Priority Ref 3 Priority 0x33 Ref 6 Priority Ref 5 Priority 0x34 Ref 8 Priority Ref 7 Priority 0x35 Ref 10 Priority Ref 9 Priority 0x36 Ref 12 Priority Ref 11 Priority 0x31 - 0x36, 4 bits Reference Priority

0000 Disable reference

0001 ~ 1111 1 ~ 15 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x37 LHA 1=Available 0=Not available LHC 1=Com- plete 0=Not com- plete Reserved OOP 1=Out of pull-in range 0=In range LOL 0=No LOL 1=LOL LOS 0=No LOS 1=LOS SYNC: 0=No Sync 1=Sync Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x38 Not used HO flush Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x39 Not used OOP: Out of Pull-in range: 0=Follow 1=Don’t fol- low Manual/ Auto 0=Manual 1=Auto Revertive 0=Non- revertive 1=Rever- tive Accu_Usage 0=LTH 1=User Phase Align Mode 0=Arbitrary 1=Align

Data Sheet #: TM084 Page 34 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Mode control bits for T4. Bit 0: 0 = Arbitrary (use initial phase), 1 = Phase align Bit 2, Accu_Usage: 0 = Device calculated long term history (LTH) is used; 1 = User supplied history is used. Bit 5, OOP: In manual mode, when the selected active reference is out of the pull-in range, as specified in reg- ister Disqualification_Range, 0x10, OOP will determine if the reference is to be followed, 0 = Don’t follow, 1 = Follow. Default value: 0. T4_Bandwidth, 0x3a (R/W) Sets the T4 bandwidth: Default value: 0. T4_Auto_Active_Ref, 0x3b (R) Indicates the automatic selected active reference for T4. T4_Manual_Active_Ref, 0x3c (R/W) Selects the active reference and the phase align mode for T4 in manual reference select mode. Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x3a Not used 0x1d, bits 4 ~ 0 Bandwidth, Hz 0 107 15 0 22 4 31 2 45 . 9 52 . 9 61 . 5 7. 7 3 80 . 3 7 90 . 1 8 10 0.09 31 ~ 11 Reserved Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x3b Not used Values from 0 - 12 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x3c Not used Values from 0 - 15 Bit 3 ~ Bit 0 Phase Align Mode/Ref selection 0001 ~ 1100 Ref 1 ~ Ref 12

Data Sheet #: TM084 Page 35 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Default value: 0. T4_Long_Term_Accu_History, 0x41 (R) Long term accumulated history for T4 relative to the TCXO. Resolution is 0.745x10-3 ppb. T4_Short_Term_Accu_History, 0x45 (R) Short term accumulated history for T4 relative to the TCXO. Resolution is 0.745x10-3 ppb. T4_User_Accu_History, 0x49 (R/W) User accumulated history for T4 relative to the TCXO. Resolution is 0.745x10-3 ppb. Default value: 0. T4_HO_Ramp, 0x4d (R/W) Holdover bandwidth and ramp controls for T4: 1101 ~ 1111 Holdover Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x41 Bits 0 - 7 of 32 bit Long Term Holdover History 0x42 Bits 8 - 15 of 32 bit Long Term Holdover History 0x43 Bits 16 - 23 of 32 bit Long Term Holdover History 0x44 Bits 24 - 31 of 32 bit Long Term Holdover History Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x45 Bits 0 - 7 of 32 bit Short Term Holdover History 0x46 Bits 8 - 15 of 32 bit Short Term Holdover History 0x47 Bits 16 - 23 of 32 bit Short Term Holdover History 0x48 Bits 24 - 31 of 32 bit Short Term Holdover History Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x49 Bits 0 - 7 of 32 bit User Holdover History 0x4a Bits 8 - 15 of 32 bit User Term Holdover History 0x4b Bits 16 - 23 of 32 bit User Term Holdover History 0x4c Bits 24 - 31 of 32 bit User Term Holdover History Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x4d Not used Long term History bandwidth Short term History band- width Ramp control 0x30, bits 6 ~ 4 Long term History Bandwidth, mHz 000 9.7 mHz 001 4.9 mHz 010 2.4 mHz Bit 3 ~ Bit 0 Phase Align Mode/Ref selection

Data Sheet #: TM084 Page 36 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Default value: 0x24. T4_Priority_Table, 0x4e (R/W) Reference priority for automatic reference selection mode. Lower values have higher priority: Default value: 0. T4_PLL_Status, 0x54 (R) 011 1.2 mHz 100 0.61 mHz 101 0.30 mHz 0x30, bits 3 ~ 2 Short term History Bandwidth, mHz 00 2.5 mHz 01 1.24 mHz 10 0.62 mHz 11 0.31 mHz 0x30, bits 1 ~ 0 Ramp control, ppm/sec 10 1.5 11 2 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x4e Ref 2 Priority Ref 1 Priority 0x4f Ref 4 Priority Ref 3 Priority 0x50 Ref 6 Priority Ref 5 Priority 0x51 Ref 8 Priority Ref 7 Priority 0x52 Ref 10 Priority Ref 9 Priority 0x53 Ref 12 Priority Ref 11 Priority 0x31 - 0x36, 4 bits Reference Priority 0001 ~ 1111 1 ~ 15 Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x54 LHA 1=Available 0=Not available LHC 1=Com- plete 0=Not com- plete Reserved OOP 1=Out of pull-in range 0=In range LOL 0=No LOL 1=LOL LOS 0=No LOS 1=LOS SYNC: 0=No Sync 1=Sync 0x30, bits 6 ~ 4 Long term History Bandwidth, mHz

Data Sheet #: TM084 Page 37 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet SYNC: Indicates synchronization has been achieved LOS: Loss of signal LOL: Loss of lock OOP: Out of pull-in range LHC: Long Term History Complete LHA: Long Term History Available T4_Accu_Flush, 0x55 (W) Writing to this register will perform a flush of the accumulated history. The value of bit zero determines which histories are flushed. Bit 0 = 0, Flush T4 current history only; bit 0 = 1, flush all T4 histories. CLK0_Sel, 0x56 (R/W) Enables or disables the 155.52MHz CLK0 output. Default vale: 0. CLK1_Sel, 0x57 (R/W) Selects or disables the CLK1 output. Default value: 1. Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x55 Not used HO flush Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x56 Not used 0=Disable 1=Enable Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x57 Not used CLK1 Select 0x57, bits 1 ~ 0 CLK1 output

0 Disabled

1 19.44MHz 2 38.88MHz 3 77.76MHz

Data Sheet #: TM084 Page 38 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet CLK2_Sel, 0x58 (R/W) Selects or disables the CLK2 output. Default value: 2. CLK3_Sel, 0x59 (R/W) Selects or disables the CLK3 output, and sets the pulse width. In variable pulse width, the width may be selected from 1 to 62 times the period of the 155.52MHz output (~6.43nS to 399nS). Default value: 63. CLK4_Sel, 0x5a (R/W) Selects or disables the CLK4 output, and sets the pulse width. In variable pulse width, the width may be selected from 1 to 62 times the period of the 155.52MHz output (~6.43nS to 399nS). Default value: 63. CLK5_Sel, 0x5b (R/W) Selects or disables the CLK5 output. Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x58 Not used CLK2 Select 0x58, bits 1 ~ 0 CLK2 output 1 19.44MHz 2 38.88MHz 3 77.76MHz Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x59 Not used CLK3 Select 0x59, bits 5 ~ 0 CLK3 8KHz output 1 ~ 62 Pulse width 1 to 62 cycles of 155.52MHz 63 50% duty cycle Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x5a Not used CLK4 Select 0x5a, bits 5 ~ 0 CLK4 2KHz output 1 ~ 62 Pulse width 1 to 62 cycles of 155.52MHz 63 50% duty cycle Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x5b Not used CLK2 Select 0x5b, bits 1 ~ 0 CLK5 output

Data Sheet #: TM084 Page 39 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Default value: 2. CLK6_Sel, 0x5c (R/W) Selects or disables the CLK6 output. Default = 0110, 2.048MHz: Default value: 1. CLK7_Sel, 0x5d (R/W) Selects or disables the CLK7 output. Default value: 2. Intr_Event, 0x5e (R/W) 1D S 3 2E 3

3 Disabled

Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x5c Not used CLK6 Select 0x5c, bits 3 ~ 0 CLK6 output 1 2.048MHz 2 4.096MHz 3 8.192MHz 4 16.384MHz 5 32.768MHz 9 1.544MHz 10 3.088MHz 11 6.176MHz 12 12.352Hz 13 24.704MHz Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x5d Not used CLK7 Select 0x5d, bits 1 ~ 0 CLK7 output Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x5e Event 7: T4 cross reference changed from non- active to active Event 6: T4 cross reference changed from active to non- active Event 5: T4 DPLL status changed Event 4: T4 active reference changed in auto selec- tion mode Event 3: T0 cross reference changed from non- active to active Event 2: T0 cross reference changed from active to non- active Event 1: T0 DPLL status changed Event 0: T0 active reference changed in auto selec- tion mode 0x5b, bits 1 ~ 0 CLK5 output

Data Sheet #: TM084 Page 40 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Interrupt event, 0 = no event, 1 = event occurred. Interrupt 8 and 9 apply to the 12 reference inputs only. Interrupts are cleared by writing “1’s” to the bit positions to be cleared (See General Register Operation, Clearing bits in the Interrupt Status Register section). Intr_Enable, 0x60 (R/W) Interrupt disable/enable, 0 = disable, 1 = enable. Default value: 0. Application Notes This section describes typical application use of the STC4130 device. The General section applies to all appli- cation variations, while the remaining sections detail use depending on the level of control and automatic oper- ation the application desires. General Power and Ground Well-planned noise-minimizing power and ground are essential to achieving the best performance of the LVTTL compatible. The 1.8V may originate from a common source but should be individually filtered and iso- lated, as shown in Figure 17. Alternatively, a separate 1.8V regulator may be used for the analog 1.8 volts. R/C filter components should be chosen for minimum inductance and kept as close to the chip as possible. It is desirable to provide individual bypass capacitors, located close to the chip, for each of the digital power input leads, subject to board space and layout constraints. On power-up, it is desirable to have the 1.8V either lead or be coincident with, but not lag the application of 3.3V. Digital ground should be provided by as continuous a ground plane as possible. While the analog and digital grounds are tied together inside the chip, it is recommended that they be tied together externally at a single point close to the chip as well. 0x5f Event 9: Any refer- ence changed from dis- qualified to qualified Event 8: Any refer- ence changed from quali- fied to dis- qualified Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 0x60 Intr 7 Enable Intr 6 Enable Intr 5 Enable Intr 4 Enable Intr 3 Enable Intr 2 Enable Intr 1 Enable Intr 0 Enable 0x61 Intr 9 Enable Intr 8 Enable Address Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0

Data Sheet #: TM084 Page 41 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet Figure 17: Power, Ground and Oscillator connections The external TCXO/OCXO master oscillator is connected to the MCLK pin, and the MCLK_FRQ_SEL pin is tied low for 10MHz or high for 20MHZ. .1uF ceramic 3.3V 1.8V 3.3V digital power inputs 1.8V digital power inputs .1uF ceramic .1uF 5 ohm,1/4W Digital ground Analog ground 1.8V analog power inputs STC4130 Vdd33 (9) Vdd18 (10) AVdd18 (2) (x) Number of pins MCLK OCXO/ TCXO Vss (16) AVss (2) 10MHz/20MHz 1.8V MCLK_FRQ_SEL 0=10MHz 1=20MHz

Data Sheet #: TM084 Page 42 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet MECHANICAL DRAWING Figure 18: Mechanical Dimensions * Dimensions are in mm [inches]

Ordering Information

STC4130 Commercial Temperature Range Model STC4130-I Industrial Temperature Range Model

Data Sheet #: TM084 Page 43 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Data Sheet

Data Sheet #: TM084 Page 44 of 44 Rev: P02 Date: 12/5/06 © Copyright 2006 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC4130 Synchronous Clock for SETS Functional Specification Data Sheet Information furnished by Connor-Winfield is believed to be accurate and reliable. However, no responsibility is assumed by Connor-Win- field for its use, nor for any infringements of patents or other rights of third parties that my result from its use. Specifications subject to change without notice. For more information, contact:

2111 Comprehensive DR

Aurora, IL. 60505, USA 630-851-4722 630-851-5040 FAX www.conwin.com Revision Date Changes P00 5/12/06 In itial Release P01 8/31/06 Edited TOC, pg.2 P02 12/5/06 Added Mechanical Dimensions on pg.42, Added Industrial Temp Range Part Number