ST8008 SITRONIX | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 21
Technical content
d ST8008 PRELIMINARYdd 80 Output LCD Segment Driver IC d Notice:ddSitronixdTechnologydCorp.dreservesdthedrightdtodchangedthedcontentsdindthisddocumentdwithoutdpriordnotice.ddThisdisdnotdadfinald specification.dSomedparametersdaredsubjectdtodchange.dd V0.3d 1/d21d 2004/04/05 d /square6dDESCRIPTION ThedST8008disdad804outputdsegmentddriverdICdsuitabledforddrivingdsmall/mediumdscaleddotdmatrixdLCDdpanels,danddisd useddindPDAdordelectronicddictionary.dThedST8008disdgooddasdadsegmentddriver,dandditdcandcreatedadlowdpowerd consuming,dhigh4resolutiondLCD.d d /square6dFEATURES /circle4dNumberdofdLCDddrivedoutputs:d80d /circle4dSupplydvoltagedfordLCDddrive:dMaxd+16Vd /circle4dSupplydvoltagedfordthedlogicdsystem:d+2.5dtod+5.5dVd /circle4dLowdpowerdconsumptiond /circle4dPackage:d964pindCOB.d d(Segmentdmode)d /circle4dShiftdclockdfrequencyd 4d20dMHzd(MAX.):dV DD d=d+5.0d±d0.5dVd 4d15dMHzd(MAX.):dV DD d=d+3.0dtod+d4.5dVd 4d12dMHzd(MAX.):dV DD d=d+2.5dtod+d3.0dVd /circle4dAdoptsdaddatadbusdsystemd /circle4d44bitdparalleld/dserialdinputdmodesdaredselectabledwithdadmoded(P/S)dpind /circle4dAutomaticdtransferdfunctiondofdandenabledsignald /circle4dAutomaticdcountingdfunctiondwhich,dindthedchipdselectiondmode,dcausesdthedinternaldclockdtodbedstoppeddbyd automaticallydcountingd80dbitsdofdinputddatad /circle4dLinedlatchdcircuitsdaredresetdwhendXDISPOFFdactived
V0.3d 2/21d 2004/04/05d /square6dPad Arrangement Chipdsize:d3800( µm)X1560( µm)d Paddsize:d80( µm)X80( µm)d PindPitch:d100( µm)~120( µm)d Origin:dchipdcenter(0,0)d ChipdThiclness:19dmild SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 SEG16 SEG17 SEG18 SEG19 SEG20 SEG21 SEG69 SEG68 SEG67 SEG66 SEG65 SEG64 SEG63 SEG62 SEG61 SEG60 SEG59 2324 37383940414243444546474849 88 89 92 93 96 97 SEG58 PIN1 d Substrate Connect to Vss.
V0.3d 3/21d 2004/04/05d Pad Location Coordinates dd Pad No Pad No Pad No Pad No Function Function Function Function X X XX Y Y YY Pad No Pad No Pad No Pad No Function Function Function Function X X XX Y Y YY
1 CS[70] 1785 665 37 CS[9] -1785 665
2 CS[71] 1665 665 38 CS[10] -1785 555
3 CS[72] 1555 665 39 CS[11] -1785 450
4 CS[73] 1450 665 40 CS[12] -1785 350
5 CS[74] 1350 665 41 CS[13] -1785 250
6 CS[75] 1250 665 42 CS[14] -1785 150
7 CS[76] 1150 665 43 CS[15] -1785 50
8 CS[77] 1050 665 44 CS[16] -1785 -50
9 CS[78] 950 665 45 CS[17] -1785 -150
10 CS[79] 850 665 46 CS[18] -1785 -250
11 V0 750 665 47 CS[19] -1785 -350
12 V2 650 665 48 CS[20] -1785 -450
13 V3 550 665 49 CS[21] -1785 -555
14 ED[3] 450 665 50 CS[22] -1785 -665
15 ED[2] 350 665 51 CS[23] -1665 -665
16 ED[1] 250 665 52 CS[24] -1555 -665
17 ED[0] 150 665 53 CS[25] -1450 -665
18 EIO1 50 665 54 CS[26] -1350 -665
19 EIO2 -50 665 55 CS[27] -1250 -665
20 XCKPAD -150 665 56 CS[28] -1150 -665
21 FRPAD -250 665 57 CS[29] -1050 -665
22 LPPAD -350 665 58 CS[30] -950 -665
23 VDD -450 665 59 CS[31] -850 -665
24 LRPAD -450 517.15 60 CS[32] -750 -665
25 XDISPAD -550 665 61 CS[33] -650 -665
26 PSPAD -650 665 62 CS[34] -550 -665
27 VSS -750 665 63 CS[35] -450 -665
28 CS[0] -850 665 64 CS[36] -350 -665
29 CS[1] -950 665 65 CS[37] -250 -665
30 CS[2] -1050 665 66 CS[38] -150 -665
31 CS[3] -1150 665 67 CS[39] -50 -665
32 CS[4] -1250 665 68 CS[40] 50 -665
33 CS[5] -1350 665 69 CS[41] 150 -665
34 CS[6] -1450 665 70 CS[42] 250 -665
35 CS[7] -1555 665 71 CS[43] 350 -665
36 CS[8] -1665 665 72 CS[44] 450 -665
d
V0.3d 4/21d 2004/04/05d d Pad No Pad No Pad No Pad No Function Function Function Function X X XX Y Y YY
73 CS[45] 550 -665
74 CS[46] 650 -665
75 CS[47] 750 -665
76 CS[48] 850 -665
77 CS[49] 950 -665
78 CS[50] 1050 -665
79 CS[51] 1150 -665
80 CS[52] 1250 -665
81 CS[53] 1350 -665
82 CS[54] 1450 -665
83 CS[55] 1555 -665
84 CS[56] 1665 -665
85 CS[57] 1785 -665
86 CS[58] 1785 -555
87 CS[59] 1785 -450
88 CS[60] 1785 -350
89 CS[61] 1785 -250
90 CS[62] 1785 -150
91 CS[63] 1785 -50
92 CS[64] 1785 50
93 CS[65] 1785 150
94 CS[66] 1785 250
95 CS[67] 1785 350
96 CS[68] 1785 450
97 CS[69] 1785 555
d
V0.3d 5/21d 2004/04/05d PIN DESCRIPTION SYMBOL I/O DESCRIPTION No of Num SEG04SEG79d O d LCDddrivedoutputd 80d V0,V2,V3d P d PowerdsupplydfordLCDddrived 3d XDISPOFFd Id Controldinputdfordoutputdofdnon4selectdl eveld 1d VDDd P d Powerdsupplydfordlogicdsystemd(+2.5dtod+5.5dV)d 1d EIO2,dEIO1d I/O d Input/outputdfordchipdselectiondatdsegmentdmodedanddFLMdinputd outputdfunctiondatdcom/segdmixdmodedordcommondmode d DI04DI3d Id Displayddatadinputdatdsegmentdmoded 4d XCKd Id Clockdinputdfordtakingddisplayddatadatdsegmen tdmoded 1d L/Rd Id Displayddatadshiftddirectiondselectiond d LPd Id Latchdpulsedinputdforddisplayddatadatdsegmentdmode/d Shiftdclockdinputdfordshiftdregisterdatdcommondmoded FRd Id AC4convertingdsignaldinputdfordLCDddrivedwavef ormd 1d P/Sd Id Thisdisdthedparallelddatadinput/serialddatadinputdswitchdterminal.d P/S=”H”:dParallelddatadinput.d P/S=”L”:dSerialddatadinput.d VSSd P d Groundd(0dV)d 1d
V0.3d 6/21d 2004/04/05d /square6dBLOCK DIAGRAM
V0.3d 7/21d 2004/04/05d INPUT/OUTPUT CIRCUITS I V D D TodInternaldCircuit Vssd(0V) ApplicabledPins XDISPOFFd,dDI 3~DI 0d, LPd,dFRd,dP/S,L/R Input Circuit V DD I/O TodInternal Circuit Vssd(0V) Vssd(0V) ControldSignal Vssd(0V) VDD OutputdSignal ControldSignal ApplicationdPins EIO 1d,dEIO 2 Input/Output Circuit
V0.3d 8/21d 2004/04/05d /square6dFUNCTIONAL DESCRIPTION /rhombus6d Pin Functions SYMBOL FUNCTION VDDd Logicdsystemdpowerdsupplydpin,dconnecteddtod+2.5dtod+5.5dV.d VSSd Grounddpin,dconnecteddtod0dV.d V0dV2dV3d Thisdisdadmulti4leveldpowerdsupplydfordthedliquiddcrystalddrive.dThedvoltagedSupplydapplieddisd determineddbydthedliquiddcrystaldcell,danddisdchangeddthroughdthedusedofdadresistivedvoltageddivideddord throughdchangingdthedimpedancedusingdandop.damp.dVoltagedlevelsdareddetermineddbaseddondVSS,d anddmustdmaintaindthedrelativedmagnitudesdshowndbelow.d /circle4dV0d V2d V3 Vss≧ ≧ ≧ d DI34DI0d Inputdpinsdforddisplayddatad /circle4dInd44bitdparalleldinputdmode,dinputddatadintodthed4dpins,dDI34DI0.d /circle4dIndserialdinputdmode,dinputddatadintodthed1dpindDI0.d ConnectdDI34DI1dtodVSSdordVDDd /circle4dReferdtod"RELATIONSHIPdBETWEENdTHEdDISPLAYdDATAdANDdLCDdDRIVEdOUTPUTd PINS"dindFunctionaldOperations.d XCKd Clockdinputdpindfordtakingddisplayddatad *dDatadisdreaddatdthedfallingdedgedofdthedclockdpulse.d LPd Latchdpulsedinputdpindforddisplayddatad /circle4dDatadisdlatcheddatdthedfallingdedgedofdthedclockdpulse.d XDISPOFFd Controldinputdpindfordoutputdofdnon4selectdleveld /circle4dThedinputdsignaldisdlevel4shifteddfromdlogicdvoltagedleveldtodLCDddrivedvoltagedlevel,danddcontrolsdthed LCDddrivedcircuit.d /circle4dWhendsetdtodVSSdleveld"L",dthedLCDddrivedoutputdpinsd(SEG0~SEG79)daredsetdtodleveldVss.d /circle4dWhendsetdtod"L",dthedcontentsdofdthedlinedlatchdaredreset,dbutdtheddisplayddatadaredreaddindthed datadlatchdregardlessdofdthedconditiondofd/DISPOFF.dWhendthedXDISPOFFdfunctiondisdcanceled,dd theddriverdoutputsdnon4selectdleveld(V2dordV3),dthendoutputsdthedcontentsdofdtheddatadlatchdatdthed nextdfallingdedgedofdthedLP.dAtdthatdtime,difdXDISPOFFdremovaldtimeddoesdnotdcorresponddtodwhatdisd showndindACdcharacteristics,ditdcannotdoutputdthedreadingddatadcorrectly.d /circle4dTabledofdtruth4valuesdisdshowndind"TRUTHdTABLE"dindFunctionaldOperations.d FRd ACdsignaldinputdpindfordLCDddrivedwaveformd /circle4dThedinputdsignaldisdlevel4shifteddfromdlogicdvoltagedleveldtodLCDddrivedvoltagedlevel,danddcontrolsdthed LCDddrivedcircuit.d /circle4dNormallyditdinputsdadframedinversiondsignal.d /circle4dThedLCDddrivedoutputdpins'doutputdvoltagedlevelsdcandbedsetdusingdthedlinedlatchdoutputdsignaldandd thedFRdsignal.d /circle4dTabledofdtruth4valuesdisdshowndind"TRUTHdTABLE"dindFunctionaldOperations.dd P/Sd InterfacedModedselectiondpind /circle4dWhendP/Sdisd“H”dthendparallelddatadinputdmode.d
V0.3d 9/21d 2004/04/05d WhendP/Sdisd“L”dthedserialddatadinputdmode,d L/Rd Inputdpindfordselectingdthedreadingddirectiondofddisplayddata.d Default value is LOW d /circle4dWhendsetdtodV SS dleveld"L",ddatadisdreaddsequentiallydfromdSEG 79 dtodSEG 0.d /circle4dWhendsetdtodV DD dleveld"H",ddatadisdreaddsequentiallydfromdSEG 0dtodSEG 79 .d /circle4dReferdtod"RELATIONSHIPdBETWEENdTHEdDISPLAYdDATAdANDdLCDdDRIVEdOUTPUTd PINS"dindFunctionaldOperations.d ElO1,dEIO2d Input/outputdpinsdfordchipdselection.d ATdsegmentdmode:dd /circle4dWhendL/RdinputdisdatdVSSdleveld"L",dElO1disdsetdfordoutput,danddEIO2disdsetdfordinput(connectdtodVss). d /circle4dWhendL/RdinputdisdatdVDDdleveld"H",dElO1disdsetdfordinput(connectdtodVss),danddEIO2disdsetdford output.d /circle4dDuringdoutput,dsetdtod"H"dwhiledLPd•dXCKdisd"H"danddafterd80dbitsdofddatadhavedbeendread,dsetd dtod"L”dfordonedcycled(fromdfallingdedgedtodfailingdedgedofdXCK),dafterdwhichditdreturnsdtod"H".d Duringdinput,dthedchipdisdselecteddwhiledEldisdsetdtod"L"dafterdthedLPdsignaldisdinput.dThedchipdisd non4selecteddafterd80dbitsdofddatadhavedbeendread.d SEG0–SEG79 d LCDddrivedoutputdpinsd /circle4dCorrespondingddirectlydtodeachdbitdofdtheddatadlatch,donedleveld(V0,dV2,dV3,danddVss)disdselecteddandd output.d /circle4dTabledofdtruthdvaluesdisdshowndind"TRUTHdTABLE"dindFunctionaldOperations.d /rhombus6d Functional Operations FR LATCH DATA /DISPOFF LCD DRIVE OUTPUT VOLTAGE LEVEL (SEG0-SEG79) Ld Ld Hd V3d Ld Hd Hd Vssd Hd Ld Hd V2d Hd Hd Hd V0d Xd Xd Ld Vssd TRUTH TABLE NOTES:d /circle4dLd:dVSSd(0dV),dHd:dVDDd(+2.5dtod+5.5dV),dd /circle4d"Don'tdcare"dshoulddbedfixeddtod"H"dord"L",davoidingdfloating.d Theredaredtwodkindsdofdpowerdsupplyd(logicdleveldvoltagedanddLCDddrivedvoltage)dfordthedLCDddriver.d Supplydregulardvoltagedthatdisdassigneddbydspecificationdfordeachdpowerdpin.d
V0.3d 10/21d 2004/04/05d /rhombus6d RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS (A) 4-bit Parallel Input Mode NUMBER OF CLOCKS L/R EIO1 EIO2 DATA INPUT 20 CLOCK 19 CLOCK 18 CLOCK … 3 CLOCK 2 CLOCK 1 CLOCK DI 0d SEG 0d SEG 4d SEG 8d … d SEG 68 d SEG 72 d SEG 76 d Dl1d SEG 1d SEG 5d SEG 9d … d SEG 69 d SEG 73 d SEG 77 d DI 2d SEG 2d SEG 6d SEG 10d … d SEG 70 d SEG 74 d SEG 78 d Ld Output d Input d DI 3d SEG 3d SEG 7d SEG 11 d … d SEG 71 d SEG 75 d SEG 79 d DI 0d SEG 79 d SEG 75 d SEG 71 d … d SEG 11d SEG 7d SEG 3d Dl1d SEG 78 d SEG 74 d SEG 70 d … d SEG 10d SEG 6d SEG 2d DI 2d SEG 77 d SEG 73 d SEG 69 d … d SEG 9d SEG 5d SEG 1d Hd Input d Output d DI 3d SEG 76 d SEG 72 d SEG 68 d … d SEG 8d SEG 4d SEG 0d (B) Serial Input Mode NUMBER OF CLOCKS L/R EIO1 EIO2 DATA INPUT 80 CLOCK 79 CLOCK 78 CLOCK … 3 CLOCK 2 CLOCK 1 CLOCK DI0d SEG0d SEG1d SEG2d … d SEG77d SEG78d SEG79d Dl1d Xd Xd Xd X d Xd Xd Xd DI2d Xd Xd Xd X d Xd Xd Xd Ld Output d Input d DI3d Xd Xd Xd X d Xd Xd Xd DI0d SEG79d SEG78d SEG77d … d SEG2d SEG1d SEG0d Dl1d Xd Xd Xd X d Xd Xd Xd DI2d Xd Xd Xd X d Xd Xd Xd Hd Input d Output d DI3d Xd Xd Xd X d Xd Xd Xd NOTES:d /circle4dLd:dVSSd(0dV),dHd:dVDDd(+2.5dtod+5.5dV),dXd:dDon'tdcared "Don'tdcare"dshoulddbedfixeddtod"H"dord"L",davoidingdfloating.d
V0.3d 11/21d 2004/04/05d /rhombus6d Connection examples of plural segment drivers (A) When L/R = “L” (B) When L/R = “H” SEG 0 EIO2 EIO2 EIO2 EIO1 EIO1 EIO1 XCK LP FR DI 34DI 0 XCK LP FR DI34DI0 L/R L/R L/R VDD Topddata Lastddata Data flow XCK LP FR DI34DI0 XCK LP FR DI34DI0 Vss SEG 79 SEG 0 SEG 79 SEG 0 SEG 79 d SEG 79 EIO2 EIO2 EIO2 EIO1 EIO1 EIO1 XCK LP FR DI 34DI 0 XCK LP FR DI34DI0 XCK LP FR DI34DI0 XCK LP FR DI34DI0 L/R L/R L/R VSS Topddata Lastddata Data flow SEG 0 SEG 79 SEG 0 SEG 79 SEG 0
V0.3d 12/21d 2004/04/05d /rhombus6d Timing chart of 4-device cascade connection of segment drivers d n* n* n* n* n* 1 1111 2 2 2 2 2 device A device B device C device D TOP DATA LAST DATA *n = 20 in 4-bit parallel input mode *n = 80 in serial input mode EO (device C) EO (device B) EO (device A) EI (device A) DI3 - DI0 XCK LP FR
V0.3d 13/21d 2004/04/05d /rhombus6d PRECAUTIONS Precautions when connecting or disconnecting the power supply ThisdICdhasdadhigh4voltagedLCDddriver,dsodadhighdcurrentdthatdmaydflowdifdvoltagedisdsupplieddtodthedLCDddrivedpowerd supplydwhiledthedlogicdsystemdpowerdsupplydisdfloatingdmaydpermanentlyddamagedit.dTheddetailsdaredasdfollows,d /circle4dWhendconnectingdthedpowerdsupply,dconnectdthedLCDddrivedpowerdafterdconnectingdthedlogicdsystemdpower.d Furthermore,dwhenddisconnectingdthedpower,ddisconnectdthedlogicdsystemdpowerdafterddisconnectingdthedLCDddrived powerd Anddwhendconnectingdthedlogicdpowerdsupply,dthedlogicdconditiondofdthisdICdinsidedisdinsecure.dThereforedconnectdthed LCDddrivedpowerdsupplydafterdresettingdlogicdconditiondofdthisdICdinsidedondXDISPOFFdfunction.dAfterdthat,dcanceldthed XDISPOFFdfunctiondafterdthedLCDddrivedpowerdsupplydhasdbecomedstable.dFurthermore,dwhenddisconnectingdthed power,dsetdthedLCDddrivedoutputdpinsdtodleveldVssdondXDISPOFFdfunction.dThenddisconnectdthedlogicdsystemdpowerd afterddisconnectingdthedLCDddrivedpower.dd Whendconnectingdthedpowerdsupply,dfollowdthedrecommendeddsequencedshowndhered d d VDD VSS VDD VSS VDD VSS VDD XDISPOFF
V0.3d 14/21d 2004/04/05d Application Timing Block: Exampled160X80d Parallel vs. Serial Interface Diagram S1 d S2 d S3 d S4 d S5 d S6 d S7 d S8 d S15 S158 d S15 S16 1d 5d 9d 13 d 2d 6d 10 d 14 d 3d 7d 11 d 15 d 4d 8d 12 d 16 d LP d D3 d D2 d D1 d D0 d 1d 2d 3d 4d 5d 6d 7d 8d 157 d 158 d 159 d 160 d 145 d 149 d 153 d 157 d 146 d 150 d 154 d 158 d 147 d 151d 155 d 159 d 148 d 152 d 156 d 160 d 1d 5d 9d 2d 6d 10 d 3d 7d 11 d 4d 8d 12 d D0 d 1d 2d 3d 4d 5d 6d 7d 8d 157 d 158 d 159 d 160 d FramedanddLpdfallingdedged(ordrisingd edge)dmustd>10nsd
V0.3d 15/21d 2004/04/05d ABSOLUTE MAXIMUM RATINGS PARAMETER SYMBOL APPLICABLE PINS RATING UNIT NOTE Supplydvoltaged(1) d VDD d VDD d 40.3~+7.0d Vd V2d V 2d VDD 410~ dV DD +0.3 d d d V3d V3d 40.3~V5S +10d Vd Inputdvoltage d VId D1 44DI 0,dXCK,dLP,dL/R,dFR,d EIO 1,dEIO 2,dXDISPOFFd d 40.3dtod VDD +0.3d Vd 1,2 d Storagedtemperature d TSTG d d 445dtod+125d °Cd d NOTES: 1.dTAd=d+25d°Cd 2.dThedmaximumdapplicabledvoltagedondanydpindwithdrespectdtodV SS d(0dV).d /square6dRECOMMENDED OPERATING Conditions PARAMETER SYMBOL APPLICABLE PINS MIN. TYP . MAX. UNIT NOTE Supplydvoltaged(1)d VDDd VDDd +2.5d d +5.5 d Vd Supplydvoltaged(2)d V0d V0d +6.0d d +16.0 d Vd 1,d2 d Operatingdtemperatured TOPRd d 420d d +85d °Cd d NOTES: d1.dThedapplicabledvoltagedondanydpindwithdrespectdtodV SS d(0dV).d d2.dEnsuredthatdvoltagesdaredsetdsuchdthatdV2d ≧V3d ≧VSS.d
V0.3d 16/21d 2004/04/05d /square6dELECTRICAL CHARACTERISTICS /rhombus6d DC Characteristics (V SS d=d0dV,dV DD d=d+2.5dtod+5.5dV,dV 0d=d+d6.0dtod+15.0dV,dT OPR d=d420dtod+85°C)d PARAMETERd SYMBOLd CONDITIONS d APPLICABLEdPINSd MIN.d TYP. dMAX. dUNIT dNOTE d Inputd"Low"dvoltage d VILd d d d 0.2VD Dd Vd d Inputd"High"dvoltage d VIHd d DI34DI0,dXCK,dLP,dL/Rd FR,dEIO1,dEIO2,d XDISPOFFd 0.8VDD d d d Vd d Outputd"Low"dvoltage d VOLd IOLd=d+0.4dmA d d d +0.4 d Vd d Outputd"High"dvoltage d VOHd IOHd=d40.4dmA d EIO1,dEIO2d VDD40.4 d d d Vd d ILILd VId=dVSSd d d 410 d µAd d Inputdleakagedcurrent d ILIHd VId=dVDDd DI34DI0,dXCK,dLP,dLIR,d FR,dEIO1,dEIO2,d XDISPOFFd d d +10 d µAd d Outputdresistanced RONd |∆VON|d =0.5V d V0d=d30d Vd SEG04SEG79d d 1.5d 2.0 d kΩd d Standbydcurrentd ISTBd d VSSd d d 50d µAd 1d Supplydcurrentd(1)d (Non4selection)d ISSd d VSSd d d 2.0 d mA d 2d Supplydcurrentd(2)d I0d d V0d d d 0.9 d mA d 4d NOTES: 1.dV DD d=d+3.0dV,dV 0d=d+12.0dVdd 2.dV DD d=d+3.0dV,dV 0d=d+12.0dV,df XCK d=d8dMHz,dno4load,dEld=dV DD .dThedinputddatadisdturneddoverdbyddatadtakingdclockd (44bitdparalleldinputdmode).d 3.dV DD d=d+3.0dV,dV 0d=d+12.0dV,df XCK d=d8dMHz,dno4load,dEld=dV SS .dThedinputddatadisdturneddoverdbyddatadtakingdclockd (44bitdparalleldinputdmode).d datadtakingdclockd(44bitdparalleldinputdmode).d
V0.3d 17/21d 2004/04/05d /rhombus6d AC Characteristics (V SS d=d0dV,dV DD d=d+2.5dtod+3.0dV,dV 0d=d+d6.0dtod+15.0dV,dT OPR d=d420d10+85d°C)d PARAMETER SYMBOL COND ITI ONS MIN TYP . MAX. UNIT NOTE Shiftdclockdperiod d tWCKd tR,tFd≤d1 1ns d 125 d d d ns d 1d Shiftdclockd"H"dpulsedwidthd d tWCKH d d 51d d d ns d d Shiftdclockd"L"dpulsedwidth d tWCKL d d 51d d d ns d d Datadsetu pdtime d tDS d d 30 d d d ns d d Datadholddtime d tDH d d 40 d d d ns d d Latchdpulsed"H"dpulsedwidth d tWLPH d d 51d d d ns d d Shiftdclockdrisedtodlatchdpulsedrisedtime d tLD d d 0d d d ns d d Shiftdclockdfalldtodlatchdpulsedfalldtime d tSL d d 51d d d ns d d Latchdpulsedrisedtodshiftdclockdrisedtime d tLS d d 51d d d ns d d Latchdpulsedfalldtodshiftdclockdfalldtime d tLH d d 51d d d ns d d Latchdpulsedfalldtodshiftdclockdrisedtime d tLSW d d 50 d d d ns d d Enabledsetupdtime d tSd d 36 d d d ns d d Inputdsignaldrisedtime d tRd d d d 50 d ns d 2d Inputdsignaldfalldtimed d tFd d d d 50 d ns d 2d DISPOFFdremovaldtime d tSD d d 100 d d d ns d d DISPOFFd"L"dpulsedwidth d tWDL d d 1.2 d d d µsd d Outputddelaydtimed(1) d tDd CLd=d15dpF d d d 78 d nsd d Outputddelaydtimed(2) d tPD 1,dt dPD 2d CLd=d15dpF d d d 1.2 d µsd d Outputddelaydtimed(3) d tdPD 3d CLd=d15dpF d d d 1.2 d µsd d NOTES:d1.dTakesdthedcascadedconnectiondintodconsideration.d dddddddd2.d(t WCKd4dt WCKH d4dt WCKL )/2disdmaximumdindthedcasedofdhighdspeeddoperation.d d SS d=d0dV,dV DD d=d+5.0±0.5dV,dV 0d=d+d6.0dtod+15.0dV,dT OPR d=d420dtod+85d°C)d PARAMETER SYMBOL CONDITIONS MIN. TYP . MAX. UNIT NOTE Shiftdclockdperiod d tW CKd tR ,tFd ≤d10ns d 66 d d d ns d 1d Shiftdclockd"H"dpulsedwidth d tWCKH d d 23 d d d ns d d Shiftdclockd" L” dpulsedwidth d tWCKL d d 23 d d d ns d d Datadsetupdtime d tDS d d 15 d d d ns d d Datadholddtime d tDH d d 23 d d d ns d d Latchdpulsed"H"dpulsedwidth d tWLPH d d 30 d d d ns d d Shiftdclockdrisedtodlatchdpulsedrisedtime d tLD d d 0d d d ns d d Shiftdclockdfalldtodlatchdpulsedfalldtime d tSL d d 50 d d d ns d d Latchdpulsedrisedtodshiftdclockdrisedtime d tLS d d 30 d d d ns d d Latchdpulsedfalldtodshiftdclockdfalldtime d tLH d d 30 d d d ns d d Latchdpulsedfalldtodshiftdclockdrisedtime d tLSW d d 50 d d d ns d d Enabledsetupd time d tS d d 15 d d d ns d d Inputdsignaldrisedtime d tR d d d d 50 d ns d 2d Inputdsignaldfalldtime d tF d d d d 50 d ns d 2d DISPOFFdremovaldtime d tSD d d 100 d d d ns d d DISPOFFd"L"dpulsedwidth d tWDL d d 1.2 d d d µs d d Outputddelaydtimed(1) d tD d CLd=d15dpF d d d 41 d ns d d Outputddelaydtimed(2) d tPD 1,dtPD 2d CLd= d15dpF d d d 1.2 d µs d d Outputddelaydtimed(3) d tPD 3d CLd=d15dpF d d d 1.2 d µs d d NOTES:1.dTakesdthedcascadedconnectiondintodconsideration.d ddddddd2.d(t WCKd4dt WCKH d4dt WCKL )/2disdmaximumdindthedcasedofdhighdspeeddoperation.d
V0.3d 18/21d 2004/04/05d (V SS d=d0dV,dV DD d=d+3.0dtod+4.5dV,dV 0d=d+d6.0dtod+15.0dV,dT OPR d=d420d10+85d°C)d PARAMETER SYMBOL CONDITIONS MIN. TYP . MAX. UNIT NOTE Shiftdclockdperiod d tWCKd tR,tFd≤d10ns d 82 d d d ns d 1d Shiftdclockd"H"dpulsedwidth d tWCKH d d 28 d d d ns d d Shiftdclockd" L” dpulsedwidth d tWCKL d d 28 d d d ns d d Datadsetupdtime d tDS d d 20 d d d ns d d Datadholddtime d tDH d d 23 d d d ns d d Latchdpulsed"H"dpulsedwidth d tWLPH d d 30 d d d ns d d Shiftdclockdrisedtodlatchdpulsedrisedtime d tLD d d 0d d d ns d d Shiftdclockdfalldtodlatchdpulsedfalldtime d tSL d d 51 d d d ns d d Latchdpulsedrisedtodshiftdclockdrisedtime d tLS d d 30 d d d ns d d Latchdpulsedfalldtodshiftdclockdfalldtime d tLH d d 30 d d d ns d d Latchdpulsedfalldtodshiftdclockdrisedtime d tLSW d d 50 d d d ns d d Enabledsetupd time d tSd d 15 d d d ns d d Inputdsignaldrisedtime d tRd d d d 50 d ns d 2d Inputdsignaldfalldtime d tFd d d d 50 d ns d 2d DISPOFFdremovaldtime d tSD d d 100 d d d ns d d DISPOFFd"L"dpulsedwidth d tWDL d d 1.2 d d d µsd d Outputddelaydtimed(1) d tDd CLd=d15dpF d d d 57 d nsd d Outputddelaydtimed(2) d tPD 1,dt dPD 2d CLd =d15dpF d d d 1.2 d µsd d Outputddelaydtimed(3) d tdPD 3d CLd=d15dpF d d d 1.2 d µsd d NOTES:1.dTakesdthedcascadedconnectiondintodconsideration.d d2.d(t WCKd4dt WCKH d4dt WCKL )/2disdmaximumdindthedcasedofdhighdspeeddoperation.d
V0.3d 19/21d 2004/04/05d /rhombus6d Timing Chart of Segment Mode d d FR LP XDISPOFF SEG 0d4dSEG 79 tPD1 tPD3 tPD2 d LP XCK DI4d4dDI0 XDISPOFF tWLPH tLD tSL tLH tLS tWCKH tFtR tWCK tDS tDH TOPdDATA LASTdDATA tWDL tSD tWCKL
V0.3d 20/21d 2004/04/05d Application Circuit d (a) When use one ST8009 and two ST8008 (160X96) (b) When use one ST8009 and one ST8008 (112X64) d
V0.3d 21/21d 2004/04/05d ST8008 Serial Specification Revision History ST8008 Serial Specification Revision History Version Date Description 0.0 2004/01/05 Preliminary version 0.1 2004/04/05 Add application timing block diagram 0.2 2004/09/08 Define timing of segment mode . 0.3 2005/02/14 Revise graph of ST8008(SID, SCLK) d d d d d d d d d d d d d d ThedabovedinformationdisdthedexclusivedintellectualdpropertydofdSitronixdTechnologydCorp.danddshalldnotdbeddisclosed,ddistributeddordreproduceddwithoutd permissiondfromdSitronix.d