ST3011 SITRONIX | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 13
Technical content
000000000000000000000000000000000000000000000000000000000000000 Audio Decoder/Encoder 0
Notice:00Sitronix0Technology0Corp.0reserves0the0right0to0change0the0contents0in0this0document0without0prior0notice.00This0is0not0a0final0specification.0 Some0parameters0are0subject0to0change.0 0 Ver00.20 1/130 2007O06O140 11.. FFEEAATTUURREESS /square60 24-bit DSP based voice/audio processor /square60 Operation voltage –0Core0logic:02.25V~2.7V0 –0I/O0pads:03.0V~3.6V0 /square60 Voltage regulator for core logic /square60 Low Voltage Reset (LVR) _02.5V0low0voltage0reset0 /square60 One PLL to generate high system frequency from a 3MHz source _012M~30MHz0PLL0output0 /square60 Tow clock sources /square60 Low power down current _Typical0current:03uA0 /square60 One 16-bit programmable Timer /square60 One clocking output /square60 One external interrupt _0Edge/level0trigger0supported00 /square60 One 16-bit direct-drive DAC –0Maximum0current:0145mA00 /square60 MCU interfaces _0Parallel0mode0 /square60 Two Serial PORT interfaces(SP) _0Programmable0data0length0from08Obit0to016Obit0 _0I2S,0Left/Right0Justified0interfaces0to0external0DAC/ADC0 /square60 Function List _MBRC0playback0(5.4Kbps,06.4Kbps0for08KHz)00 0 0 0 0000(7.4Kbps,08.8Kbps0for011KHz)0 000000000000001.0ABORepeat0 000000000000002.0Time0stretch00 0 0 0 00000(speed0up0x2,0speed0down0x2)0 000000000000003.0Combine0syllable00 0 0 0 004.0Encryption0 _Audio0Playback0(CBR,0VBROO0all0bit0rate)0 000000000000001.0Forward/Backward0play0,0ABORepeat0 000000000000002.0Encryption0 0 00000000000003.0Spectrum0gain0 000000000000004.0Time0stretch00 0 0 0 0 (speed0up0x1.5,0speed0down0x1.5)0 000000000000005.0Combine0syllable00 _Wav0Playback0 000000000000001.0Forward/Backward0play,0ABORepeat0 _Wav0Record0{MSOADPCM(3.8:1)}00 000000000000001.0Software0AGC00 22.. GGEENNEERRAALL DDEESSCCRRIIPPTTIIOONN The0ST30110is0a0highly0integrated0and0costOeffective024Obit0DSP0 based0audio0processor0for0various0consumer0applications.0It0 consists0of0one0powerful0DSP0for0advanced0voice0decoder0and0 encoder0 algorithms0 of0 natural0 speech0 with0 less0 memory.0 It0 provides0 middle0 bit0 rate0 compression0 (MBRC)0 for0 voice0 playback0and0audio0playback.0000 System0clock0comes0from03MHz0crystal0or0external0input.00 ST30110has0320I/Os0and0these0can0be0either0GPIO0or0functional0 pins.0Each0pin0can0be0programmed0to0input0or0output.0One0 external0interrupt0pin0can0be0requested0by0external0devices.00 One0 internal0 16Obit0 DAC0 can0 provide0 significant0 volume0 equipping0with0internal0amplifier.0For0particular0application0or0 recorder,0 two0 general0 audio0 interfaces0 are0 supported0 to0 interface0 with0 external0 DAC/ADC.0 Audio0 interface0 can0 be0 configured0to0I2S0or0Left/Right0Justified0compatible0mode.0 There0are0serial0and0parallel0interfaces0for0various0connections0 with0different0MCUs.0
Ver00.20 2/130 2007O06O140
2.1 Block Diagram
Figure02O100ST30110Block0Diagram0
Ver00.20 3/130 2007O06O140 33.. SSIIGGNNAALL DDEESSCCRRIIPPTTIIOONNSS Table03O100Signal0Function0Description0 Function Group Pin Name Pin # I/O Description RESET0 10 I0 System0reset,0low0active0 PWD0 10 I0 Power0down,0low0active0 PWDA0 10 O0 Power0down0acknowledge,0high0active0 OSCXI0 10 I0 Crystal0input0or0ROoscillator0input0 OSXO0 10 O0 Crystal0output0 ECLK0 10 I0 External0clock0input0 CMODE[1:0]0 20 I0 Clock0source0select0 01=Crystal0 1X=ECLK0 System0control0 TEST[2:0]0 30 I0 Test0mode0 SO[1:0]/0 DPA[7,15]0 20 O0 SO0/DPA[7],0SO1/DPA[15]0 Special0I/O0 CLKO/0 DPA[6]0 10 O0 Clock0output/DPA[6]0 GPIO0 DAP[13,14],0 DPB[0:15]0 180 I/O 0 General0I/O00 External0 Interrupt0 XREQ/DPA[5]0 10 I0 External0interrupt/DPA[5]0 TF0/DPA[0]0 10 O0 Transmit0frame0synchronization/DPA[0 ]0 RF0/DPA[1]0 10 I0 Receive0frame0synchronization/DPA[1] 0 TX0/DPA[2]0 10 O0 Serial0data0transmit/DPA[2]0 RX0/DPA[3]0 10 I0 Serial0data0receive/DPA[3]0 Serial0Port0/0 DPA[4:0]0 SCLK0/DPA[4] 0 10 O0 Serial0clock/DPA[4]0 TF1/DPA[8]0 10 O0 Transmit0frame0synchronization/DPA[8 ]0 RF1/DPA[9]0 10 I0 Receive0frame0synchronization/DPA[9] 0 TX1/DPA[10]0 10 O0 Serial0data0transmit/DPA[10]0 RX1/DPA[11]0 10 I0 Serial0data0receive/DPA[11]0 Serial0Port1/0 DPA[12:8]0 SCLK1/DPA[12]0 10 O0 Serial0clock/DPA[12]0 D[0]/SCL0 10 I/O 0 Parallel0:0Data0bus0 D[1]/SDI0 10 I/O 0 Parallel0:0Data0bus0 D[2]/SDO0 10 I/O 0 Parallel0:0Data0bus0 D[3:7]0 50 I/O 0 Parallel0:0Data0bus00 WR0 10 I0 Parallel0:0Write0enable,0low0active0 RD0 10 I0 Parallel0:0Read0enable,0low0active0 CS0 10 I0 Parallel0:0Chip0select,0low0active0 CMD0 10 I0 Parallel0:0Command/data0select0 “H”:0Data0 “L”:0Command0 REQ0 10 O0 DSP0wants0to0sent0command0to0MCU,0low0active0 RDY0 10 O0 DSP0permit0MCU0access0data,0low0active0 PMODE0 10 I0 Parallel0interface0select0 0:0Standard0parallel0(default)0 1:0Special0parallel0 MCU0Interface 0 P/S0 10 I0 Parallel/serial0interface0select0 0:0Serial0 1:0Parallel0
Ver00.20 4/130 2007O06O140 VDD250 20 I0 2.5V0power00 VSS250 20 I0 2.5V0power0ground0 VDD330 20 I0 3.3V0power00 VSS330 20 I0 3.3V0power0ground0 REGVDD330 10 I0 Digital0power0input0of0regulator0 REGVSS330 10 I0 Digital0power0ground0of0regulator0 PLLVDD250 10 I0 Digital0power0input0of0PLL0 PLLVSS250 10 I0 Digital0power0ground0of0PLL0 PLLVDD25A0 10 I0 Analog0power0input0of0PLL0 PLLVSS25A0 10 I0 Analog0power0ground0of0PLL0 DACVDD33A0 10 I0 Analog0power0input0of0DAC0 DACVSS33A0 10 I0 Analog0power0ground0of0DAC0 DACOVDD33A 0 20 I0 Analog0power0input0of0DAC0output0stage00 Power0 DACOVSS33A 0 20 I0 Analog0power0ground0of0DAC0output0stage00 VCCOUT0 10 O0 2.5V0output0of0regulator0Regulator0 VREF0 10 O0 Voltage0reference0 DACO0 20 O0 DAC0direct0drive0pin(+)0 DACOB0 20 O0 DAC0direct0drive0pin(O)0DAC0 VCM0 10 O0 Common0mode0voltage0reference0
Ver00.20 5/130 2007O06O140 44.. EELLEECCTTRRIICCAALL CCHHAARRAACCTTEERRIISSTTIICCSS
4.1 Absolute Maximum Rations
DC0Supply0Voltage:0VDD330 OOOOOOOOOOOOOOOO 00O0.3V0to0+4.5V0 Operating0Ambient0Temperature0 OOOOOOOOO 00O10 °C0to0+60 °C0 Storage0Temperature0 OOOOOOOOOOOOOOOOOOOOOOOO0O10 °C0to0+125 °C0
4.2 DC Electrical Characteristics
Table04O100DC0Electrical0Characteristics0 Standard0operation0conditions:0VDD33 0=03.3V,0GND0=00V,0T A0=025 °C,0unless0otherwise0specified0 Parameter 0 Symbol 0 Min. Typ. Max. Unit Condition Operating0Voltage0 VDD33 0 3.00 0 3.60 V0 0 Operating0Voltage0 VDD25 0 2.250 2.50 2.70 V0 0 Operating0Current0 I OP 10 0 300 0 mA 0 Run0at024MHz0without0speaker0 Power0Down0Current00 I PD 0 0 30 4.50 µA0 0 Output0driving0 I od 0 0 150 0 mA 0 0 Output0sinking0 I os 0 0 270 0 mA 0 0 Input0low0voltage0 V IL 0 0 0.70 0 V0 0 Input0high0voltage0 V IH 0 0 1.30 0 V0 0 PullOup0resistor0 R PU 0 0 490 0 KΩ 0 0 PullOdown0resistor0 R PD 0 0 510 0 KΩ 0 0 Low0Voltage0Reset0Level0 V LVR 0 2.40 2.50 2.60 V0 0 *Note: Stresses0above0those0listed0under0“Absolute0Maximum0 Ratings”0may0cause0permanent0damage0to0the0device.0All0the0 ranges0are0stress0ratings0only.0Functional0operation0of0this0 device0at0these0or0any0other0conditions0above0those0indicated0 in0the0operational0sections0of0this0specification0is0not0implied0or0 intended.0Exposed0to0the0absolute0maximum0rating0conditions0 for0extended0periods0may0affect0device0reliability.0
Ver00.20 6/130 2007O06O140
4.3 AC Electrical Characteristics
Figure04O100Serial0Interface0Timing0Diagram0 Figure04O200Parallel0Interface0Timing0Diagram0
Ver00.20 7/130 2007O06O140 Table04O200Timing0parameters0for000 Standard0operation0conditions:0VDD33 0=03.3V,0GND0=00V,0T A0=025 °C0 Table04O300Timing0parameters0for000 Standard0operation0conditions:0VDD33 0=03.3V,0GND0=00V,0T A0=025 °C0 Remark:0D0=0time0of0one0DSP0system0clock0 Rating Symbol Characteristic Min. 0 Typ.0 Max. 0Unit tCSS 0 CS0low0to01 st 0SCL0rising0 100 0 0 0 nS0 tCYC 0 SCL0cycle0time0 200 0 0 0 nS0 tDS 0 Data0valid0prior0SCL0falling0 00 0 0 nS0 tDH 0 Data0Hold0time0after0SCL0rising0 10 0 0 0 nS0 tDD 0 SDO0output0delay0from0SCL0falling0 0 0 10 0 nS0 Rating Symbol Characteristic Min. 0 Typ.0 Max. 0 Unit tCH 0 Cmd0pin0hold0time0 50 0 0 nS0 tCS 0 Cmd0pin0setup0time0 50 0 0 nS0 tCYC 0 System0cycle0time0 3.5D 0 0 0 nS0 tCCLW 0 Write0pulse0width0 0.5D 0 0 0 nS0 tCCHW 0 Enable0H0write0width0 3D 0 0 0 nS0 tCCLR 0 Read0pulse0width0 0.5D 0 0 0 nS0 tCCHR 0 Enable0H0read0width0 3D 0 0 0 nS0 tDS 0 Write0data0setup0time0 0.5D 0 0 0 nS0 tDH 0 Write0data0hold0time0 50 0 0 nS0 tACC 0 Read0access0time0 0 0 10 0 nS0 tOH 0 Read0data0disable0time0 40 0 0 nS0
Ver00.20 8/130 2007O06O140 55.. PPAADD DDIIAAGGRRAAMM
Ver00.20 9/130 2007O06O140 66 .. DDEEVVIICCEE IINNFFOORRMMAATTIIOONN 1. Substrate: GND PAD No. Symbol X Y 10 TF00 1616.23 62.5 20 RF00 1716.23 62.5 30 TX00 1816.23 62.5 40 RX00 1916.23 62.5 50 SCLK0 0 2016.23 62.5 60 XREQ0 2116.23 62.5 70 CLKO0 2216.23 62.5 80 SO00 2316.23 62.5 90 TF10 2416.23 62.5 10 0 RF10 2516.23 62.5 11 0 TX10 2616.23 62.5 12 0 RX10 2716.23 62.5 13 0 SCLK1 0 2826.23 62.5 14 0 DPA13 0 2936.23 62.5 15 0 DPA14 0 2977.5 406.55 16 0 SO10 2977.5 516.55 17 0 VDD25 0 2977.5 626.55 18 0 VSS25 0 2977.5 736.55 19 0 TEST2 0 2977.5 0 836.55 20 0 TEST1 0 2977.5 0 936.55 21 0 TEST0 0 2977.5 0 1036.55 22 0 VSS33 0 2977.5 1136.55 23 0 VDD33 0 2977.5 1236.55 24 0 DPB00 2977.5 1336.55 25 0 DPB10 2977.5 1436.55 26 0 DPB20 2977.5 1536.55 27 0 DPB30 2977.5 1636.55 28 0 DPB40 2977.5 1736.55 29 0 DPB50 2977.5 1836.55 30 0 DPB60 2977.5 1936.55 PAD No. Symbol X Y 31 0 DPB70 2977.5 2036.55 32 0 DPB80 2977.5 2136.55 33 0 DPB90 2977.5 2236.55 34 0 DPB10 0 2977.5 2336.55 35 0 DPB11 0 2977.5 2436.55 36 0 DPB12 0 2977.5 2546.55 37 0 DPB13 0 2977.5 2656.55 38 0 DPB14 0 2977.5 2766.55 39 0 DPB15 0 2940 3107.5 40 0 VSS33 0 2830 3107.5 41 0 VDD33 0 2720 3107.5 42 0 PWDA0 2620 3107.5 43 0 PWD0 2520 3107.5 44 0 D70 2420 3107.5 45 0 D60 2320 3107.5 46 0 D50 2220 3107.5 47 0 D40 2120 3107.5 48 0 D30 2020 3107.5 49 0 SDO0 1920 3107.5 50 0 SDI0 1820 3107.5 51 0 SCL0 1720 3107.5 52 0 VDD25 0 1620 3107.5 53 0 VSS25 0 1520 3107.5 54 0 CMD0 1420 3107.5 55 0 PMODE 0 1320 3107.5 56 0 REQ0 1220 3107.5 57 0 RDY0 1120 3107.5 58 0 WR0 1020 3107.5 59 0 RD0 920 3107.5 60 0 CS0 820 3107.5 PAD No. Symbol X Y 61 0 P/S0 720 3107.5 62 0 RESET0 620 3107.5 63 0 CMODE00 520 3107.5 64 0 CMODE10 420 3107.5 65 0 OSCXI0 320 3107.5 66 0 OSXO0 210 3107.5 67 0 ECLK0 100 3107.5 68 0 VREF0 62.5 2753.04 69 0 VCCOUT0 62.5 2643.04 70 0 REGVDD33 0 62.5 2533.04 71 0 REGVSS33 0 62.5 2433.04 72 0 PLLVSS250 62.5 2257.04 73 0 PLLVDD250 62.5 2157.04 74 0 PLLVSS25A 0 62.5 2057.04 75 0 PLLVDD25A 0 62.5 1957.04 76 0 DACVSS33A 0 62.5 1781.04 77 0 DACVDD33A 0 62.5 1681.04 78 0 VCM0 62.5 1581.04 79 0 DACOB0 62.5 1481.04 80 0 DACOB0 62.5 1381.04 81 0DACOVSS33A 0 62.5 1281.04 82 0DACOVSS33A 062.51 1181.04 83 0DACOVDD33A 0 62.5 1081.04 84 0DACOVDD33A 0 62.5 981.04 85 0 DACO0 62.5 881.04 86 0 DACO0 62.5 781.04
Ver00.20 10/130 2007O06O140 77.. AAPPPPLLIICCAATTIIOONN CCIIRRCCUUIITT 1. ST3010 Part Figure07O100ST30100Application0Circuit0Diagram0 Note:00 1.0If0any0of0OSCXI,0OSXO,0and0ECLK0is0not0used,0it0needs0to0connect0to0GND.00 2.0The0cascade0resistor0and0parallel0capacitor0on0CMD,0RD,0and0WR0pins0can0reduce0noise0interference.0In0general,0resistor0 is0short0and0capacitor0is0open.0Please0preserve0the0options0on0PCB.0
Ver00.20 11/130 2007O06O140 2. ADC Part 1.2K 1.5K 10K 10K Figure07O200ADC0Application0Circuit0Diagram0 Note:00 The0capacity0and0inductance0in0the0left0down0part0is0to0eliminate0the0record0noise.0
Ver00.20 12/130 2007O06O140 3. DAC Part Figure07O300DAC0Application0Circuit0Diagram0
The0above0information0is0the0exclusive0intellectual0property0of0Sitronix0Technology0Corp.0and0shall0not0be0disclosed,0distributed0or0reproduced0without0 permission0from0Sitronix.00Sitronix0Technology0Corp.0reserves0the0right0to0change0this0document0without0prior0notice0and0makes0no0warranty0for0any0 errors0which0may0appear0in0this0document.00Sitronix0products0are0not0intended0for0use0in0life0support,0critical0care,0medical,0safety0equipment,0or0 similar0applications0where0products0failure0could0result0in0injury,0or0loss0of0life,0or0personal0or0physical0harm,0or0any0military0or0defense0application,0or0 any0governmental0procurement0to0which0special0terms0or0provisions0may0apply. 0 0 0 Ver00.20 13/130 2007O06O140 88.. RREEVVIISSIIOONN REVISION DESCRIPTION PAGE DATE 0