SP6652ER-L/TR

SP6652_07 SIPEX | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 16

Technical content

Features

■ 1A Output Current ■ 1.4MHz Constant Frequency Operation ■ 97% Efficiency Possible ■ 0.5µA (Max.) Shutdown Current ■ Adjustable Output Voltage ■ No External FETs or Schottky Diode Required ■ Uses Small Value Inductors and Ceramic Output Capacitors ■ Low Dropout Operation: 100% Duty Cycle ■ Soft Start and Thermal Shutdown Protection ■ Easy Frequency Synchonization ■ Lead Free, RoHS Compliant package: l Small (3mm X 3mm) 10 Pin DFN or MSOP

applications

■ Mobile Phones ■ PDAs ■ DSCs ■ MP3 Players ■ USB Devices ■ Point of Use Power The SP6652 is a high efficiency, synchronous buck regulator ideal for portable applications using one Li-Ion cell, with up to 1A of output current. The 1.4MHz switching frequency and PWM control loop are optimized for a small value inductor and ceramic output capacitor, for space constrained portable designs. In addition, the input voltage range of 2.7V to 5.5V; excellent transient response, output accuracy, and ability to transition into 100% duty cycle operation -- further extending useful battery life -- make the SP6652 a superior choice for a wide range of portable power applications. A logic level shutdown control, external clock synchronization, and forced-PWM or automatic control inputs are provided. Other features include soft-start, over current protection and 140ºC over-temperature shutdown. typical application circuit

Description

1A, High Efficiency, Fixed 1.4 MHz Current Mode PWM Buck Regulator VOUT 3.3V at 1A 10µF 100kΩ 340kΩ 4.7µH VIN 10µF 10nF 4kΩ SP6652 PGND SGND FB COMP SD LX PVIN SVIN SYNC MODE ENABLE SHUTDOWN 3.6V - 5.5V 10Ω 1µF sp6652 SP6652

10 Pin DFN

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation ABSOLUTE MAXIMUM RATINGS These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sec- tions of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

electrical cHaracteristics

VIN = UVIN = VSDN = 3.6V, IO = 0mA, TAMB = -40°C to +85°C, typical values at 27°C unless otherwise noted. The ♦ denotes the specifications which apply over the full temperature range, unless otherwise specified. PARAMETER MIN typ MAX units conDitions Input Operating Voltage 2.85 5.5 V ♦ Result of IQ measurement at VIN = PVIN = 5.5V FB Set Voltage 0.784 0.8 0.816 V ♦ FB Set Current - 0.0 µA ♦ VFB = 0.8V Overall FB Accuracy -4 4 % ♦ FB = COMP Switching Frequency . .4 .6 MHz Mode = SD = VIN Minimum On-Time-Duration 00 00 ns VFB = 1.0V, VCOMP = 0.2V SYNC Tracking Frequency .0 .0 MHz ♦ Mode = SD = VIN, VFB =1.0V SYNC Input Current - 0.0 µA ♦ SYNC Logic Threshold Low 0.3 0.6 V ♦ High to Low Transition SYNC Logic Threshold High .7 V ♦ Low to High Transition PMOS Switch Resistance 0.4 0.6 Ω ♦ IPMOS = 200mA NMOS Switch Resistance 0.4 0.6 Ω ♦ INMOS = 200mA Inductor Current Limit 1.3 .5 .7 A ♦ VFB = 0.4V, Mode = SD = VIN LX Leakage Current -3 0. 3 µA ♦ SD = ZeroV VIN Quiecent Current 5 mA VIN = 3.6V, Mode = SD = VIN 3 0 mA VIN = 5.5V, Mode = SD = VIN UVLO Undervoltage Lockout Threshold, VIN falling .55 .7 2.85 V ♦ SD = VIN UVLO hysteresis 6 % Soft Start Current 4 µA ♦ SD = VIN, VCOMP = 1V SD MODE Input Current - 0.0 µA ♦ SD MODE Input Threshold Voltage 0.6

0.9 V ♦ High to Low Transition

.5 1.8 V ♦ Low to High Transition Slope Compensation 700 mA/µS Rising Over-Temperature Trip Point 40 °C Over-Temperature Hysteresis 4 °C Error Amplifier Transconductance mA/V

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation pin Description SP6652

10 Pin MSOP

P SVIN SYNC MODE PGND SGND FB COMP SD VIN SP6652 PGND Power Ground Pin. Synchronous rectifier current returns through this pin. SGND Internal Ground Pin. Control circuitry returns current to this pin. 3 FB External feedback network input connection. Connect a resistor from FB to ground and from FB to V OUT to control the output voltage. Regulation point at FB = 0.8V Typical. 4 COMP Compensation pin for error loop. Connect an R and C in series to ground to control open loop pole and zero. 5 SD Shutdown control input. Tie pin to V IN for normal operation, tie to ground for shutdown. TTL input threshold. 6 MODE Connect this pin to VIN.

7 SYNC An external clock signal can be connected to this pin to synchronize

the switching frequency. 8 SVIN Internal supply voltage. Control circuitry is powered from from this pin. Use an RC filter close to the pin to cut down supply noise. 9 PVIN Supply voltage for the output driver stage. Inductor charging current passes through this pin. 0 LX Inductor switching node. Inductor tied between this pin and the output capacitor to create regulated output voltage.

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation FUNCTIONAL DIAGRAM PARK PFM CLAMP CLR R S RST Slope Compensation CNTR R S Qn Q Reference NOSWITCH V0P3R VREF A=3Gm A 300mA 2uA +VInternal Supply STRT SOFT SOFTSTRT CHG Soft Start M 7.5mV 7.5mV DCHGFB_LO Q Q BLIM REFOK Pre-ampError Amp SVINPVIN ILPK CHG Current Loop Comparator PFM Loop Comparator 0.75V PWM Mode Comparator CLK Charging PMOS Replica 0.3V 0.75V REFOK VIN SD Shutdown Translator GO PFM GO PWM Mode Select PWM/PFM CLK GO PFM GO PWM 0.75V 0.75V PFM Node Park Clamp Peak and Trough Current Detector R S CLR LX 100mA 0mA - by OSC SYNC Co RL VOUT L RF1 RF2 FBCOMPMODESYNC SGND PGND SD Driver DCHG Changing PMOS LX PWM/PFM Inductor Current Clamp 0.3V Low Vo Indicator FB_LO CLK Clock Generator Internal GND ILPK

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation Current Mode Control and Slope Compensation The SP6652 is designed to use low value ceramic capacitors and low value inductors to reduce the converter’s volume and cost in portable devices. Current mode PWM control was, therefore, chosen for the ease of compensation when using ceramic output capacitors and better transient line rejec - tion, which is important in battery powered applications. Current mode control spreads the two poles of the output power train filter far apart so that the modulator gain crosses over at -20dB/decade instead of the usual -40dB/decade. The external compensation network is, simply, a series RC circuit con- nected between ground and the output of the internal transconductance error amplifier. It is well known that an unconditional insta- bility exists for any fixed frequency current- mode converter operating above 50% duty cycle. A simple, constant-slope compensa- tion is chosen to achieve stability under these conditions. The most common high duty cycle application is a Li-Ion battery powered regulator with a 3.3V output (D ≥ 90%). Since the current loop is critically damped when the compensation slope (denoted MCV) equals the negative discharge slope (denoted M2V), the amount of slope compensation chosen is, therefore: M2 = dI L/dTOFF =-VOUT/L = -3.3V/4.7µH = -702mA/µs MV = M•RPMOS MCV = -MV = 702mA/µs•0.2Ω = 140mV/µs, for RPMOS = 0.20Ω The inductor current is sensed as a voltage across the PMOS charging switch and the NMOS synchronous rectifier (see BLOCK DIAGRAM). During inductor current charge, V(PVIN)-V(LX) represents the charging cur- rent ramp times the resistance of the PMOS charging switch. To keep the effective current slope compensation constant (remembering current is being compensated, not voltage) the voltage slope must be proportional to RPMOS. To account for this, the slope com - pensation voltage is internally generated with a bias current that is also proportional to RPMOS. Over Current Protection In steady state closed loop operation the voltage at the COMP pin controls the duty cycle. Due to the current mode control and the slope compensation, this voltage will be: V(COMP)•{ILPK•RPMOS + MCV•TON + VBE(Q1)} The COMP node will be clamped when its voltage tries to exceed V( BLIM) + V BE(Q1). The VBE(Q1) term is cancelled by V BE(Q2) at the output of the translator. The correct value of clamp voltage is, therefore: V(BLIM) = IL(MAX)• RPMOS + MCV •TON The I L(MAX) term is generated with a bias current that is proportional to R PMOS, to keep the value of current limit approximately constant over process and temperature variations, while the MCV •TON is generated by a peak-holding circuit that senses the amplitude of the slope compensation ramp at the end of TON. There is minimum on-time (TON) generated even if the COMP node is at zeroV, since the peak current comparator is reset at the end of a charge cycle and is held low during a blanking time after the start of the next charge cycle. This is necessary to swamp the transients in the inductor current ramp around switching times. The minimum TON (100ns, nominally) is not sufficient for the COMP node to keep control of the current DetaileD Description

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation when the output voltage is low. The inductor current tends to rise until the energy loss from the discharge resistances are equal to the energy gained during the charge phase. For this reason, the clock frequency is cut in half when the feedback pin is below 0.3V, ef- fectively reducing the minimum duty cycle in half. Above V(FB) = 0.3V the clock frequency is normal (see Typical Operating Character- istics: Inductor Current vs. VOUT) Voltage Loop and Compensation in PWM Mode The voltage loop section of the circuit con- sists of the error amplifier and the translator circuits (see functional diagram). The input of the voltage loop is the 0.8V reference volt- age minus the divided down output voltage at the feedback pin. The output of the error amplifier is translated from a ground referred signal (the COMP node) to a power input voltage referred signal. The output of the voltage loop is fed to the positive terminal of the Current Loop comparator, and repre- sents the peak inductor current necessary to close the loop. The total power supply loop is compensated with a series RC network connected from the COMP pin to ground. Compensation is simple due to current-mode control. The modulator has two dominant poles: one at a low frequency, and one above the crossover frequency of the loop, as seen in the graph below, Linearized Modulator Frequency Response vs. Inductor Value. The low frequency pole for L1= 5µH is 4kHz, the second pole is 500kHz, and the gain-bandwidth is 20kHz. The total loop crossover frequency is chosen to be 200kHz, which is 1/6 th of the clock frequency. This sets the second modulator pole at 2.5 times the crossover frequency. Therefore the gain of the error amplifier can be 200kHz/20kHz = 10 at the first modulator pole of 4kHz. The error amp transconductance is 1mA/V , so this sets the R Z resistor value in the com - pensation network at 10/1mA/V = 10kΩ. The zero frequency is placed at the first pole to provide at total system response of -20dB/decade (the zero from the error amp cancels the first modulator pole, leaving the L1VAL 2u 3u 4u 5u 6u 7u 8u 9u 10u Mod_pole1 Mod_pole2 Gbw_modfb 12K 16K 20K1 0.4M 0.8M 1.2M 1.6M 2.0M2 10K 20K 30K 40K 50K3 1 2 3 Conditions: VIN=5V, VOUT=3.3V, fCLK=1.4MHz, COUT=10µF, and MCV=132mV/µs. The inductor is varied from 2µH to 10µH Linearized Modulator Frequency Response vs. Inductor DetaileD Description

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation 1 pole rolloff from the error amp pole). The compensation capacitor becomes: Cc = = (2π•Rz•pole1) (6.28•10kΩ•4kHz) = 4nF Soft Start Soft-start is accomplished by disconnect - ing the error amp and inserting a constant 2μA current to charge the compensation capacitor. When power is first applied and the reference establishes, the clamp circuit at the COMP node sets its voltage at one VBE, which is the bottom of the inductor current range. The soft-start current continues to charge up the COMP node, slowly raising the inductor cur- rent level. The inductor current will increase at approximately: (IREFSS / CC)• RPMOS where: IREFSS = Soft start constant current = 2μA nominally CC = Compensation capacitor RPMOS = Charging PMOS resistance For typical circuit values of C C=6.8nF and RZ=8kΩ, the soft start period is TBD ms. The inductor current will eventually rise above the required load current and the out- put voltage will charge up. During soft-start the error amp is disconnected and acts as a comparator. When V(FB) rises above the reference, the error amp switches to logic high and ends soft-start, at which point the error amp output is connected to the capaci- tated COMP node. DetaileD Description The switching frequency will be reduced to half the normal frequency as long as V( FB) is below 0.3V, as previously discussed in the Over Current Protection section. 100% Duty Cycle in Dropout To extend the battery life in portable applica- tions, the PWM control logic is set up such that if the output SR latch has not been reset by the Current Loop comparator at the end of a clock cycle, the charge signal continues to stay high into the beginning of the next cycle. This will happen naturally when the converter starts to go into dropout. The slope compensation ramp is reset every cycle. External Clock Synchronization The SP6652 has an internal 1.4MHz clock that can be defeated by connecting an ex - ternal clock pulse on the SYNC. The capture range for clock synchronization is 1.0 to 2.0MHz. When a clock pulse is present on the SYNC pin, the internal oscillator bias current is scaled back, handing control of the clock pulses to the faster external clock. The pulse width of the clock is approximately 50 ns, whether internally generated or ex - ternally applied. Thermal Shutdown The internal die temperature is monitored by a comparator that issues a “TOO HOT” sig- nal when the junction temperature reaches 140˚C, nominally. This signal that inhibits all internal circuits until the temperature has decreased to approximately 135˚C, at which point a normal soft start sequence is initiated.

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation APPLICATIONS INFORMATION VOUT 10µF RFBH RFBL SYNC SD Cc 10nF Rz 4kΩ 4.7µH 10Ω 1µF 10µF VIN SP6652 PGND SGND FB COMP SD LX PVIN SVIN SYNC MODE VIN Complete Application Circuit. The SP6652 PWM buck regulator circuit requires 3 capacitors: 10µF for the P VIN input, 1µF input bypass for the S VIN and 10µF for the output are typically recommended. For the input capacitor, a value even larger than 10µF will help reduce input voltage ripple for applications sensitive to ripple on the battery voltage. See the Typical Per - formance Characteristics section for wave- forms on input and output ripple with 10µF capacitors. All the capacitors should be surface mount ceramic for low lead induc - tance necessary at the 1.4MHz switching frequency of the SP6652 and to obtain low ESR. This also helps improve bypassing on the input pin and ripple on the output. Ceramic capacitors with X5R or X7R tem - perature grade are recommended for most applications. A selection of recommended capacitors is included in Table 1. The 1µF SVIN input capacitor should have a series resistor of about 10Ω value connected from the input to the SVIN pin to form an RC low pass filter to remove high frequency spikes present on the input switching pin COMPONENT SELECTION PVIN. This will keep the SP6652 internal reference and other sensitive circuits noise free and ensure better output regulation. The GND returns for the PVIN capacitor and the output capacitor should be connected directly to the PGND pin, which should con- nect to the thermal pad ground located un- der the SP6652. The GND return for the 1µF SVIN capacitor should be connected to the SGND pin, which should be connected separately to the PGND pin to avoid adding PGND noise to the SP6652 S GND pin. See the Typical SP6652 Circuit Layout for de - tails on the recommended layout. Output Voltage Selection To set the output voltage for the SP6652, a pair of resistors, RF and RI are used as a voltage divider between the output voltage at the output capacitor and the FB pin and GND, as shown in the typical application cir- cuit. The recommended value for the RI re- sistor is 100KΩ to 200KΩ to keep the quies- cent current low, but not have the impedance too high at the FB pin for good regulation.

Table 2. Inductor Selection The range of typical inductor values and sizes are shown here in Table 2. Ton(min) = VOUT/(VIN *Freq). sponse of the SP6652 circuit with 3.3Vout. where the gain slope is only -20dB/decade. Figure 3. SP6652 Gain and Frequency Table 1. Capacitor Selection Note: Component highlighted in bold is used on the SP6652EB Evaluation Board. Note: Component highlighted in bold is used on the SP6652EB Evaluation Board.

Figure 4. Typical SP6652 circuit layout.

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation PACKAGE: 10 PIN MSOP

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation PACKAGE: 3X3 10 PIN DFN

May25-07 RevH SP6652 1A, High Efficiency, Current Mode PWM Buck Regulator © 2007 Sipex Corporation

Ordering Information

Part Number MSL Level RoHS Min Temp Max Temp Package Pack Type Quantity SP6652ER-L L1 @ 260ºC Yes -40 85 DFN10 Canister Any SP6652ER-L/TR L1 @ 260ºC Yes 0 70 DFN10 Tape & Reel 3000 SP6652EU-L/TR L1 @ 260ºC Yes 0 70 MSOP10 Tape & Reel 2500 SP6652EU-L L1 @ 260ºC Yes 0 70 MSOP10 TUBE 50 SP6652ER L1 @ 240ºC No -40 85 DFN10 Canister Any SP6652ER/TR L1 @ 240ºC No -40 85 DFN10 Tape & Reel 3000 SP6652EU L1 @ 240ºC No 0 70 MSOP10 TUBE 50 SP6652EU-ES L1 @ 240ºC No 0 70 MSOP10 TUBE 50 SP6652EU/TR L1 @ 240ºC No 0 70 MSOP10 Tape & Reel 2500 Evaluation Boards SP6652EB Not Applicable to Board No 0 70 Board Not Available in Bulk SP6652LEDEB Not Applicable to Board No 0 70 Board Not Available in Bulk Note: The SP6652EB is for regular SP6652 users, the SP652LEDEB is for LED driver users. For latest information on ordering status, go to the Sipex Web Landing Page for this product http://www.sipex.com/productDetails.aspx?part=SP6652&keyword=sp6652 Solved by TM For further assistance: Email: Sipexsupport@sipex.com WWW Support page: http://www.sipex.com/content.aspx?p=support Sipex Application Notes: http://www.sipex.com/applicationNotes.aspx Sipex Corporation Headquarters and Sales Office

233 South Hillview Drive

Milpitas, CA 95035 tel: (408) 934-7500 fax: (408) 935-7600 Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor t he rights of others.