SMM605

SMM605 SUMMIT | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 23

Technical content

(See Last Page) © SUMMIT Microelectronics, Inc. 2003 • 1717 Fox Drive • San Jose CA 95131 • Phone 408 436-9890 • FAX 408 436-9897 www.summitmicro.com 2064 1.1 9/16/03 1 FEATURES & APPLICATIONS

• Extremely accurate (±0.1% Typ.) Active DC Output Control (ADOCTM)
• Six channel control of DC/DC converters
• ADOC Automatically adjusts supply output voltage level under all DC load conditions
• Capable of margining supplies with trim inputs using either positive or negative trim pin control
• Wide Margin/ADOC range from 0.35V to VDD
• Uses either an internal or external VREF
• Operates from any intermediate bus supply from 8V to 15V and from 2.7V to 5.5V
• Programmable START and READY pins
• General Purpose 4k EEPROM with Write Protect
• I2C 2-wire serial bus for programming configuration and monitoring status.
• 48 lead TQFP package

Applications

• Monitor/Control Distributed and POL Supplies
• Multi-voltage Processors, DSPs, ASICs used in Telecom, CompactPCI or server systems INTRODUCTION The SMM605 actively controls the output voltage level of up to six DC/DC converters that use a ‘Trim’ or ‘VADJ/FB’ pin to adjust the output. An Active DC Output Control (ADOC TM) feature is used during normal operation to maintain extremely accurate settings of supply voltages and, during system test, to control margining of the supplies using the industry standard I 2C 2-wire data bus commands. Total accuracy with a ±0.1% external reference is ±0.2%, and ±0.5% using the internal reference. The device can margin supplies with either positive or negative trim pin control within a range of 0.35V to VDD. The SMM605 supply can range from 2.7V to 5.5V or 6V to 14V to accommodate any intermediate bus supply. The voltage settings (margin high/low and nominal) are programmed into nonvolatile memory. The I 2C bus is used to enable margin high, margin low, ADOC or normal operation. When margining, the SMM605 will check the voltage output of the converter and make adjustments to the trim pin via a feedback loop to bring the voltage to the margin setting. A margining status register is set to indicate that the system is ready for test. Six-Channel Supply Voltage Marginer and Active DC Output Controller (ADOCTM) SIMPLIFIED APPLICATIONS DRAWING TRIMB VMB TRIM_CAPB CAPB TRIMA VMA TRIM_CAPA CAPA SMM605 µP/ ASIC VDD RST READY MR 3.3VIN (+2.7V to +5.5V Range) RESET READY HEALTHY 12VIN 12VIN (+6V to +14V Range) 2.5VIN 1.2VIN 12V SDA SCLI2C BUS 3.3V VREF_CNTL VIN TRIM Vout DC/DC Converter A VIN TRIM Vout DC/DC Converter B External or Internal REFERENCE DC/DC Converter C, E DC/DC Converter D, F 2 of 6 DC-DC Converters shown START POWER GOOD VDD_CAP Figure 1 – Applications Schematic using the SMM605 Controller to actively control and margin the output levels of up to six DC/DC Converters. Note: This is an applications example only. Some pins, components and values are not shown.

Summit Microelectronics, Inc 2064 1.1 09/16/03 2 GENERAL DESCRIPTION The SMM605 is capable of controlling the DC output of up to six DC/DC Modules, switching regulators or LDOs that use a trim/adjust pin and automatically change the level using a unique Active DC Output Control (ADOC TM). The ADOC function is programmable over a standard 2-wire I 2C serial data interface and can be used to set the nominal DC output voltage as well as the margin high and low settings. The part actively controls the programmed set levels to maintain tight control over load variations and voltage drops at the point of load. The margin range will vary depending on the supply manufacturer and model but the normal range is 10% adjustment around the nominal output setting. However, the SMM605 has the capability to margin from 0.35V to VDD. The user can set the desired voltage settings (nominal, margin high and margin low) into the EE memory array for the device. Then, volatile registers are used to select one of these settings. These registers are accessed over the I 2C bus. In normal operation, Active DC Output Control is set to adjust the nominal output voltage of the converter. Typical converter accuracy ratings range from ±2% to ±5% of their output voltage. Using the Active DC Output Control feature of the SMM605 can increase the accuracy to ±0.1% ( ±0.2% Max.). This high accuracy control of the converter output voltage is extremely important in low voltage applications where deviations in power supply voltage can result in lower system performance. Active DC Output Control can also be used for margining a supply during system test or may be turned off by de-selecting the function in the Control Register. The margin high and margin low voltage settings can range from 0.35V to VDD around the converters’ nominal output voltage setting depending on the specified margin range of the DC-DC converter. When the SMM605 receives the command to margin, the Active DC Output Control will adjust the supply to the selected margin voltage. Once the supply has reached its margined set point, the Ready bit in the status register will set and the READY pin will go active. If Active DC Control is disabled, a margined supply can return to its nominal voltage by writing to the margin command register. In order to obtain maximum accuracy, the SMM605 requires an external voltage reference. An external reference with ±0.1% accura cy will enable an overall ±0.2% accuracy for the device. A configuration option also exists so that an internal voltage reference can be used, but with less accuracy. Total accuracy using the internal reference is ±0.5%. The SMM605 has additional filter pins to filter unwanted switching regulator noise. They are VDD_CAP and FILT_CAP. The SMM605 can be powered from either the 12VIN supply pin (6V to 14V range) via an internal regulator or the VDD supply pin (+2.7 to 5.5V range), see Figure Programming of the SMM605 is performed over the industry standard I 2C 2-wire serial data interface. A status register is available to read the state of the part and a Write Protect bit is available to prevent writing to the configuration registers and EE memory. Figure 2 – Example Power Supply Margining using the S MM605. The waveform on the left is margin low to function guarantees the output level to be within ±0.2% maximum with a ±0.1% external reference. The bottom waveform is the READY signal indicating margin is complete.

Summit Microelectronics, Inc 2064 1.1 09/16/03 3 Output Control Trim Drive Trim Drive Trim Drive Trim Drive Trim Drive Trim Drive Input Voltage Sensing and Signal Conditioning SDA SCL VREF_CNTL Vout TRIMA TRIM_CAPA TRIMF TRIM_CAPF FILT_CAP VMA VMF READY 12VIN VDD 3.6V or 5.5V Regulator Power Supply Arbitrator VDD_CAP CONTROL LOGIC START 1:6 MUX 6:1 MUX Level Shift EE Memory Figure 3 –SMM605 Internal Functional Block Diagram. INTERNAL FUNCTIONAL BLOCK DIAGRAM

Summit Microelectronics, Inc 2064 1.1 09/16/03 4 Pin Number1 Pin Type Pin Name Pin Description

41 VMA

36 VMB

31 VMC

26 VMD

21 VME

Voltage monitor pin. Connect to the DC -DC converter + sense line or +Vout pin.

44 TRIMA

39 TRIMB

34 TRIMC

29 TRIMD

24 TRIME

Output voltage used to margin and/or trim converter voltages. Connect to the converter Trim input or to the VADJ or FB pin of an adjustable output switching regulator or LDO through a resistor.

45 TRIM_CAPA

40 TRIM_CAPB

35 TRIM_CAPC

30 TRIM_CAPD

25 TRIM_CAPE

TRIM_CAPF External sample and hold capacitor input used to set the voltage on the TRIM pins. 48 IN VDD_CAP External capacitor input used to filter the internal supply rail. PWR 12VIN 12V power supply input internally regulated to 3.6 or 5.5V. Input range is 6V to 14V using the 3.6V internal regulator setting and 10V to 14V using the 5.5V internal regulator setting. 46 PWR VDD 2.7V to 5.5V Power supply of the part. 5,6,12,13 GND GND Ground of the part. PIN DESCRIPTIONS

Summit Microelectronics, Inc 2064 1.1 09/16/03 5 Pin Number Pin Type Pin Name Pin Description 15 IN FILT_CAP External capacitor input used to filter VMX inputs. . This provides an RC filter where R = 1kΩ. 14 IN VREF_CNTL Voltage reference input used for DC output control and margining. 1 I/O SDA Bi-directional I2C data line. 2 IN SCL I2C clock line.

3 IN A2

The address pin is biased either to VDD_CAP or GND. When communicating with the SMM605 over the 2-wire bus A2 provides a mechanism for assigning a unique bus address. 4 IN START Programmable active high/low input. The START input is used solely for enabling Active Control and/or margining.

7 OUT READY

Programmable active high/low open drain output signals indicating when all programmed power supplies have reached their preprogrammed setpoints. NC No Connect Leave the NC pins floating. PACKAGE AND PIN CONFIGURATION

48 LEAD TQFP

VDD_CAP 12VIN VDD TRIM_CAPA TRIMA NC NC VMA TRIMB NC NC GND VREF_CNTL FILT_CAP VMF NC NC TRIMF TRIM_CAPF VME NC TRIME NC TRIM_CAPB TRIM_CAPC TRIM_CAPD TRIM_CAPE PIN DESCRIPTIONS (Cont.)

Summit Microelectronics, Inc 2064 1.1 09/16/03 6 ABSOLUTE MAXIMUM RATINGS Terminal Voltage with Respect to GND: Lead Solder Temperature (10 secs)……………….300 °C Note - The device is not guaranteed to function outside its operating rating. Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions outside those listed in the operational sections of the specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. Devices are ESD sensitive. Handling precautions are recommended. RECOMMENDED OPERATING CONDITIONS Package Thermal Resistance (θ JA) Moisture Classification Level 1 (MSL 1) per J-STD- 020 Note 1 – Range depends on internal regulator set to 3.6V or 5.5V, see 12VIN specification below. DC OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) Symbol Paramete r Notes Min T yp Max Unit VDD Supply Voltage 2.7 5.5 V Internally regulated to 5.5V 10 14 V 12VIN Supply Voltage Internally regulated to 3.6V 6 14 V IDD Power Supply Current from VDD All TRIM pins floating, 12VIN floating 3 5 mA I12VIN Power Supply Current from 12VIN All TRIM pins floating, VDD floating 3 5 mA TRIM characteristics TRIM Sourcing Maximum Current 1.5 mA ITRIM TRIM output current through 100Ω to 1.0V TRIM Sinking Maximum Current 1.5 mA VTRIM Margin Control and ADOC Range Depends on Trim range of DC-DC Converter VREF_CNTL/

4 VDD V

All other input and output characteristics VDD = 2.7V 0.9xVDD VDD V VIH Input High Voltage (FS, PWR_ON/OFF, MR#, SDA, SCL) VDD = 5.0V 0.7xVDD VDD V VDD = 2.7V -0.1 0.1xVDD V VIL Input Low Voltage (FS, PWR_ON/OFF, MR#, SDA, SCL) VDD = 5.0V -0.1 0.3xVDD V VOL Programmable Open Drain Outputs (RST, HEALTHY, FAULT, PUPx) ISINK = 1mA 0 0.4 V IOL Output Low Current Note – Total ISINK from all PUPx pins should not exceed 3mA or ADOCACC specification will be affected 0 1.0 mA

Summit Microelectronics, Inc 2064 1.1 09/16/03 7 DC OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) Symbol Parameter Notes Min Typ. Max Unit VSENSE Positive Sense Voltage VM pins +0.35 VDD_CAP V VMonitor Monitor Threshold Step Size VM pins 5 mV VREF Internal 1.25VREF Output Voltage 1.24 1.25 1.26 V VREF TC Internal VREF Temperature Coefficient –5°C to +70°C -0.15 +0.15 % VREF ACC Internal VREF Accuracy -0.4 +0.4 % External VREF External VREF Voltage Range 0.5 VDD_CAP V ADOCACC ADOC/Margin Accuracy Internal VREF=1.25V -0.5 ±0.3 +0.5 % AC OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) See Figure 3, 4 and 5 Timing diagrams. Symbol Description Conditions Min Typ Max Unit tDC_CONTROL Active DC Control sampling period Update period for Active DC Control of channels A – F 1.7 ms Tsettling Settling Time + 10% change in voltage with 0.1% ripple 100 ms Slow Margin, TRIM_CAP=1µF 100 ms TMARGIN Margin Time from Nominal to ±5% Fast Margin, TRIM_CAP=1µF 1 ms

Summit Microelectronics, Inc 2064 1.1 09/16/03 8 I2C 2-WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS – 100/400kHz Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND. See Figure 4 Timing Diagram. 100kHz 400kHz Symbol Description Conditions Min Typ Max Min Typ Max Units fSCL SCL Clock Frequency 0 100 0 400 KHz tLOW Clock Low Period 4.7 1.3 µs tHIGH Clock High Period 4.0 0.6 µs tBUF Bus Free Time Before New Transmission - Note 1/ 4.7 1.3 µs tSU:STA Start Condition Setup Time 4.7 0.6 µs tHD:STA Start Condition Hold Time 4.0 0.6 µs tSU:STO Stop Condition Setup Time 4.7 0.6 µs tAA Clock Edge to Data Valid SCL low to valid SDA (cycle n) 0.2 3.5 0.2 0.9 µs tDH Data Output Hold Time SCL low (cycle n+1) to SDA change 0.2 0.2 µs tR SCL and SDA Rise Time Note 1/ 1000 1000 ns tF SCL and SDA Fall Time Note 1/ 300 300 ns tSU:DAT Data In Setup Time 250 150 ns tHD:DAT Data In Hold Time 0 0 ns TI Noise Filter SCL and SDA Noise suppression 100 100 ns tWR Write Cycle Time 5 5 ms Note: 1/ - Guaranteed by Design. tR tF tHIGH tLOW tSU:SDA tHD:SDA tSU:DATtHD:DAT tSU:STO tBUF tDHtAA SCL SDA (IN) SDA (OUT) tWR (For Write Operation Only) Figure 4 - Basic I2C Serial Interface Timing TIMING DIAGRAMS

Summit Microelectronics, Inc 2064 1.1 09/16/03 9 APPLICATIONS INFORMATION DEVICE OPERATION POWER SUPPLY The SMM605 can be powered by either an 6V to 14V input through the 12VIN pin or by a 2.7V to 5.5V input through the VDD pin (Figure 5). The 12VIN pin feeds an internal programmable regulator that internally generates either 5.5V or 3.6V. The internal regulator must be set to 3.6V if using an 8V supply. A voltage arbitration circuit allows the device to be powered by the highest voltage from either the regulator output or the VDD input. This voltage arbitration circuit continuously checks for these voltages to determine which will power the SMM605. The resultant internal power supply rail is connected to the VDD_CAP pin that allows both filtering and hold-up of the internal power supply. VOLTAGE REFERENCE The SMM605 can operate using either an internal or external voltage reference, VREF. The internal VREF is set to 1.25V. Total accuracy with a ±0.1% external reference is ±0.2% and ±0.5% using the internal reference. MODES OF OPERATION The SMM605 has two basic modes of operation: supply margining mode and Active DC Output Control (ADOC TM). A detailed description of each mode and feature follows. ACTIVE DC OUTPUT CONTROL (ADOC) The SMM605 can actively control the DC output voltage of bricks or DC/DC c onverters that have a trim pin during monitoring and margining mode. The converter may be an off-the shelf compact device, or may be a “roll your own” circuit on the application board. In either case, the SMM605 dramatically improves voltage accuracy (down to ±0.2%) by implementing closed-loop ADOC active control. This utilizes the DC-DC’s “trim” pin as shown in Figure 7, or an equivalent output voltage feedback adjustment “VADJ” or “FB” node in a user’s custom circuit, Figure 8. Each of the TRIM X pins on the SMM605 is connected to the trim input pins on the power supply converters. A sense line from the channel’s point-of-load connects to the corresponding VM X input. The ADOC function cycles through all six channels (A-F) every 1.7ms making slight adjustments to the voltage on the associated TRIM X output pins based on the voltage inputs on the VM X pins. These voltage adjustments allow the SMM605 to control the output voltage of power supply converters to within ±0.2% when using a ±0.1% external voltage reference. The voltage on the TRIM_CAP X pins is buffered and applied to the TRIMX pin. The voltage adjustments on the TRIMX pins cause a slight ripple of less than 1mV on the power supply voltage. The amplitude of this ripple is a function of the TRIM_CAP X capacitor and the trim gain of the conver ter. Calculation of the TRIM_CAPX capacitor to achieve a desired minimum ripple is detailed in Application Note 37. The pulse of current can be increased to a 10X pulse of current until the power supply voltages are at their nominal settings by selecting the programmable Fast Convergence option. As the name implies, this option decreases the time required to bring a supply voltage from the converter’s nominal output voltage to the Active DC Output Control nominal voltage setting. The device can be programmed to either enable or disable the Active DC Control function. When disabled or not active, the TRIM X pins on the SMM605 are high impedance inputs. The voltage on the TRIM X pins are buffered and applied to the TRIM_CAP X pins charging the capacitor. This allows a smooth transition from the converter’s nominal voltage to the SMM605 controlling that voltage to the Active DC Control nominal setting. MONITORING The SMM605 monitors the VMX pins. The READY pin is programmable active high/low open drain output indicates that all VMX pins are at their set point.

Summit Microelectronics, Inc 2064 1.1 09/16/03 11 READY START Ext VRef C6 1uF R4 10K R1 10K 1 2 3 4 5 6 7 8 9 10 Gnd SCL Gnd3 SDA Rsrv5 MR +10V Rsrv8 +5V Rsrv10 R2 10K 0.1uF 0.1uF The SMM605 and the DC-DC Converter Can Operate with either 12V or VDD If 12V is used, VDD can be left floating If VDD is used, 12V can be left floating DIODE If the SMM605 internal VREF is used, the VREF_CNTL pin becomes an output 0.1uF DC-DC ENABLE +12VIN (+6V to +14V) SMX3200 I2C Programming Connector 10 pin Header 0.1uF 0.1uF R3 10K U4 LM4121 Ref GndEN VInVOut 0.02uF SMM6052 SCL START READY VREF_CNTL FILT_CAP VMX TRIM_CAPX TRIMX VDD 12VIN VDD_CAP SDA GND GND GND GND Vdd U2 DC-DC Converter +Vout +Vout Sense +Vout Gnd Gnd +Vin +Vin +Vin Trim Enable 0.01uF VDD (+2.7V to +5.5V) VOUT J2Supply 0.01uF Figure 7 – SMM605 Applications schematic. The accuracy of the external (U4) or internal reference sets the accuracy of the ADOC function. Total accuracy with a ±0.1% external reference is ±0.2% and ±0.5% with the internal reference. The 12V supply can go as low as 6V if the internal regulator is set to 3.6V. APPLICATIONS INFORMATION (CONTINUED)

Summit Microelectronics, Inc 2064 1.1 09/16/03 12 LT3707 Switching Regulator +Vout Gnd +Vin VOSENSE PGOOD SMM6052 SCL START READY VREF_CNTL FILT_CAP VMX TRIM_CAPX TRIMX VDD 12VIN VDD_CAP SDA GND GND GND GND START C1 should be as close to the SMM105 as possible 0.02uF R4 10K 0.1uF DIODE 0.01uF The SMM605 START pin must be inactive during power-up so that the TRIM pin is high impedence. Once power is nominal, the START pin can be active to start margin and ADOC functions 20k R2 10K C1 1uF 1 2 3 4 5 6 7 8 9 10 Gnd SCL Gnd3 SDA Rsrv5 MR +10V Rsrv8 +5V Rsrv10 0.1uF R5 10K START RSET1 VOUT VTRIMlow=0.3V, VOSENSE=0.8V The current through R3 is ITRIM=(0.8-0.3)/RTRIM (ITRIM)(R4) > 15% of VOUT RTRIMmax should be no greater then the calculated value READY For Example, If Vout=3.3V, R4=63.4K 15% of Vout=0.5V ITRIM=8uA RTRIM=62.5K so Rtrim should be next value down from 62.5K 0.01uF R3 RTRIM +12VIN(+6V to 14V) SMX3200 I2C Programming Connector 10 pin Header R1 and R2 need only be placed once on the I2C bus R1 10K Figure 8 – SMM605 Applications schematic for an adjust able switching regulator (Full regulator circuit not shown). APPLICATIONS INFORMATION (CONTINUED)

Summit Microelectronics, Inc 2064 1.1 09/16/03 13 Figure 9 – SMM605 Applications schematic. APPLICATIONS INFORMATION (CONTINUED)

Summit Microelectronics, Inc 2064 1.1 09/16/03 14 The end user can obtain the Summit SMX3200 programming system for device prototype development. The SMX3200 system consists of a programming Dongle, cable and Windows TM GUI software. It can be ordered on the website or from a local representative. The latest revisions of all software and an application brief describing the SMX3200 is available from the website (www.summitmicro.com The SMX3200 programming Dongle/cable interfaces directly between a PC’s par allel port and the target application. The device is then configured on-screen via an intuitive graphical user interface employing drop-down menus. The Windows GUI software w ill generate the data and send it in I 2C serial bus format so that it can be directly downloaded to the SMM605 via the programming Dongle and cable. An example of the connection interface is shown in Figure 10. When design prototyping is complete, the software can generate a HEX data file that should be transmitted to Summit for approval. Summit will then assign a unique customer ID to the HEX code and program production devices before the final electrical test operations. This w ill ensure proper device operation in the end application. Pin 9, 5V Pin 7, 10V Pin 5, Reserved Pin 3, GND Pin 1, GND Pin 6, MR# Pin 4, SDA Pin 2, SCL Pin 8, Reserved Pin 10, Reserved Top view of straight 0.1" x 0.1 closed-side connector. SMX3200 interface cable connector. SMM605 SDA SCL VDD_CAP GND 0.1 F Positive Supply Common Ground 1N4148 Figure 10– SMX3200 Programmer I 2C serial bus connections to program the SMM605. The SMM605 has a Write Protect pin (WP# input) which when, asserted, prev ents writing to the configuration registers and EE memory. In addition, there is a configuration regist er lock bit which, once programmed, does not allow the configuration registers to be changed. DEVELOPMENT HARDWARE & SOFTWARE

Summit Microelectronics, Inc 2064 1.1 09/16/03 15 SERIAL INTERFACE Access to the configuration registers, general-purpose memory and command and status registers is carried out over an industry standar d 2-wire serial interface (I2C). SDA is a bi-directional data line and SCL is a clock input. Data is clocked in on the rising edge of SCL and clocked out on the falling edge of SCL. All data transfers begin with the MSB. During data transfers SDA must remain stable while SCL is high. Data is transferred in 8-bit packets with an intervening clock period in which an Acknowledge is provided by the device receiving data. The SCL high period (t HIGH) is used for generating Star t and Stop conditions that precede and end most transactions on the serial bus. A high-to-low transition of SDA while SCL is high is considered a Start condition while a low-to-high transition of SDA while SCL is high is considered a Stop condition. The interface protocol allows operation of multiple devices and types of devices on a single bus through unique device addressing. The address byte is comprised of a 4-bit device type identifier (slave address) and a 3-bit bus address. The remaining bit indicates either a read or a write operation. Refer to Table 1 for a description of the address bytes used by the SMM605. The device type identifier for the memory array is generally set to 1010 BIN following the industry standard for a typical nonvolatile memory. There is an option to change the identifier to 1011 BIN allowing it to be used on a bus that may be occupied by other memory devices. The configuration registers are grouped with the memory array and thus use 1010 BIN or 1011 BIN as the device type identifier. The command and status registers are accessible with the separate device type identifier of 1001BIN. The bus address bits A[1:0] are programmed into the configuration registers. Bu s address bit A[2] can be programmed as either 0 or biased by the A2 pin. The bus address accessed in the address byte of the serial data stream must match the setting in the SMM605 and on the A2 pin. Any access to the SMM605 on the I 2C bus will temporarily halt the monitoring function. The SMM605 halts the monitor function from when it acknowledges the address byte until a valid stop is received. WRITE Writing to the memory or a configuration register is illustrated in Figures 11, 12, 13, 17 and 18. A Start condition followed by the address byte is provided by the host; the SMM605 responds with an Acknowledge; the host then responds by sending the memory address pointer or configur ation register address pointer; the SMM605 responds with an acknowledge; the host then clocks in on byte of data. For memory and configuration register writes, up to 15 additional bytes of data can be clocked in by the host to write to consecutive addresses within the same page. After the last byte is clocked in and the host receives an Acknowledge, a Stop condition must be issued to initiate the nonvolatile write operation. READ The address pointer for the configuration registers, memory, command and status registers must be set before data can be read from the SMM605. This is accomplished by issuing a dummy write command, which is simply a write command that is not followed by a Stop condition. The dummy write command sets the address from which data is read. After the dummy write command is issued, a Start command followed by the address byte is sent from the host. The host then waits for an Acknowledge and then begins clocking data out of the slave device. The first byte read is data from the address pointer set during the dummy write command. Additional bytes can be clocked out of consecutive addresses with the host providing an Acknowledge after each byte. After the data is read from the desired registers, the read operation is terminated by the host holding SDA high during the Acknowledge clock cycle and then issuing a Stop condition. Refer to Figures 14, 16, 19 and 21 for an illustration of the read sequence. I2C PROGRAMMING INFORMATION

Summit Microelectronics, Inc 2064 1.1 09/16/03 16 WRITE PROTECTION The SMM605 powers up into a write protected mode. Writing a code to the volatile write protection register can disable the write protection. The write protection register is located at address 87 HEX of slave address 1001BIN. Writing 0101 BIN to bits [7:4] of the write protection register allow writes to the general-purpose memory while writing 0101 BIN to bits [3:0] allow writes to the configuration registers. The write protection can re- enable by writing other codes (not 0101BIN) to the write protection register. Writing to the write protection register is shown in Figure 11. CONFIGURATION REGISTERS The majority of the configuration registers are grouped with the general-purpose memory located at either slave address 1010 BIN or 1011 BIN. The bus address bits, A[1:0], used to differentiate the general-purpose memory from the configuration registers are set to 11BIN. Bus address bit A[2] can be programmed as either 0 or biased by the A2 pin. Two additional configuration registers are located at addresses 83HEX and 84HEX of slave address 1001BIN. Writing and reading the configuration registers is shown in Figures 14 and 16. Note: Configuration writes or reads of registers 00 HEX to 0FHEX should not be performed while the SMM605 is margining. GENERAL-PURPOSE MEMORY The 4k-bit general-purpose memory is located at either slave address 1010 BIN or 1011 BIN. The bus address bits, A[1:0], used to differentiate the general- purpose memory from the configuration registers are set to 00BIN for the first 2k-bits and 01BIN for the second 2k-bits. Bus address bit A[2] can be programmed as either 0 or biased by the A2 pin. The word address must be set each time the memory is accessed. Memory writes and reads are shown in Figures 17, 18 and 19. COMMAND AND STATUS REGISTERS The command and status registers are located at slave address 1001 BIN. Writes and reads of the command and status registers are shown in Figures 20 and 21. GRAPHICAL USER INTERFACE (GUI) Device configuration ut ilizing the Windows based SMM605 graphical user interface (GUI) is highly recommended. The software is available from the Summit website ( www.summitmicro.com). Using the GUI in conjunction with this datasheet and application note 40 simplifies the process of device prototyping and the interaction of the various functional blocks. A programming Dongle (SMX3200) is available from Summit to communicate with the SMM605. The Dongle connects directly to the parallel port of a PC and programs the device through a cable using the I bus protocol. Slave Address Bus Address Register Type 1001BIN A2 A1 A0 Write Protection Register, Command and Status Registers, Two Configuration Registers A2 0 0 1 st 2-k Bits of General-Purpose Memory A2 0 1 2 nd 2-k Bits of General-Purpose Memory 1010BIN or 1011BIN A2 1 1 Configuration Registers Table 1 - Address bytes used by the SMM605. I2C PROGRAMMING INFORMATION (CONTINUED)

Summit Microelectronics, Inc 2064 1.1 09/16/03 21 DEFAULT CONFIGURATION REGISTER SETTINGS – SMM605F-186 Register Contents Register Contents Register Contents R00 0D R18 34 R40 0D R01 84 R19 00 R41 AB R02 0E R30 0D R42 0E R03 00 R31 64 R43 2D R04 0E R32 0D R44 0E R05 80 R33 DA R45 C7 R06 0E R34 0E R46 0E R07 C7 R35 46 R47 F1 R08 0F R36 0E R48 0F R09 55 R37 A2 R49 92 R0A 0B R38 0F R4A 0B R0B 27 R39 20 R4B 70 R0C 3F R3A 0F R83 05 R0D 3F R3B D9 R84 00 R0E 04 R3C 00 R86 12 R0F 01 R3D 12 R87 F6 R3E 12 RC1 The default device ordering number is SMM605N-186, is programmed as described above and tested over the commercial temperature range. Application Note 40 contains a complete description of the Windows GUI and the default settings of each of the 48 individual Configuration Registers.

Summit Microelectronics, Inc 2064 1.1 09/16/03 22 PACKAGE A B Pin 1 Indicator Inches (Millimeters) 0.002 - 0.006 (0.05-0.15) MAX.0.047 (1.2) 0.037 - 0.041 0.95 - 1.05 0.018 - 0.030 (0.45 - 0.75) 0.039 (1.00) 0.02 (0.5) BSC 0.007 - 0.011 (0.17 - 0.27) DETAIL "A" DETAIL "B" (B) (A) (A) 0.354 (9.00) BSC 0.276 (7.00) BSC (B)

48 PIN TQFP PACKAGE

Summit Microelectronics, Inc 2064 1.1 09/16/03 23 PART MARKING SUMMIT SMM605F AYYWW Pin 1 Annn Summit Part Number Date Code (YYWW) Part Number suffix (Contains Customer specific ordering requirements) Lot tracking code (Summit use) Drawing not to scale xx Status Tracking Code (Blank, MS, ES, 01, 02,...) (Summit Use) Product Tracking Code (Summit use)

ORDERING INFORMATION

NOTE 1 - This is a Preliminary Information data sheet that describes a Summit product currently in pre-production with limited characterization. SUMMIT Microelectronics, Inc. reserves the ri ght to make changes to the products cont ained in this publication in order to impr ove design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and sche dules contained herein reflect representative operating parameters, and may vary depending upon a user’s specific application. While the inform ation in this publication has been carefully checked, SUMMI T Microelectronics, Inc. shall not be liabl e for any damages arising as a result o f any error or omission. SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expe cted to cause any failure of either syst em or to significantly affect their sa fety or effectiveness. Products are not authorized for use in such applications unless SU MMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances. Revision 1.1 - This document supersedes all previous versions. Please check the Su mmit Microelectronics Inc. web site at www.summitmicro.com for data sheet updates. © Copyright 2003 SUMMIT MICROELECTRONICS, Inc. Power Management for Communications™ ADOC TM is a trademark of Summit Microelectronics, Inc., I2C is a trademark of Philips Corporation. SMM605 F nnn Package F=48 Lead TQFP Part Number Suffix (see page 23) Summit Part Number Specific requirements are contained in the suffix such as Commercial or Industrial Temp Range, Hex code, Hex code revision, etc.