SMH4802 SUMMIT | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 20
Technical content
Characteristics subject to change without notice 2062 2.3 6/19/03 SMH4802SUMMIT MICROELECTRONICS, Inc. ©SUMMIT MICROELECTRONICS, Inc., 2003 • 1717 Fox Drive San Jose, CA 95131 Phone 408-436-9890 FAX 408-436-9897 www.summitmicro.com Preliminary Information See Last Page Programmable -48V Hot-Swap Controller with Forced Shut Down FEATURES & APPLICATIONS SIMPLIFIED APPLICATION DRAWING /G6CSoft Start Power Supply /G6CLive Insertion into a -48V backplane /G6CProgrammable Control of a DC/DC Converter /G77I2C Power On/Off Control /G6CHighly Programmable Circuit Breaker /G77Active In-rush Current Limiting /G77Over-current Filter Circuit Breaker Immunity to Voltage Steps and Current Spikes /G6CProgrammable Forced Shutdown Timer /G6CInternal Shunt Regulator Allows a Wide Supply Range /G6C14-pin SOIC and 16-pin SSOP packages
APPLICATIONS
/G6C-48V Power Distribution /G77Telecom Line Cards /G77Central Office Switching /G77High Availability Servers /G77Hot Board Insertion The SMH4802 is designed to control in-rush current during hot swapping of plug-in cards operating in a distributed power environment. The device drives an external power MOSFET switch that connects the supply to the load and protects against over-current conditions that might disrupt the host supply. It also provides under- voltage and over-voltage monitoring of the host power supply. When the source and drain voltages of the external MOSFETs are within specification it will provide a Power Good logic output that can be used to enable a DC/DC converter. Additional features of the device include: temperature sense or master enable input, a 5V reference output for expanding monitor functions, and duty-cycle or latched over-current protection modes. An internal Shunt regulator allows a wide supply range. The SMH4802 -48V Hot-Swap Controller also features a simple software I 2C Power On/Off Interface for remote power control applications. Programming of configuration, control and calibration val- ues by the user can be simplified with the SMX3200 interface adapter and a windows based GUI supplied by Summit. INTRODUCTION Figure 1. The drawing illustrates the SMH4802 in a typical line-card application. It should be noted this is just an example, and the specific component values are purposely not shown. Pin numbers reflect SOIC package.
2062 SAD
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. within the user-specified range. enables VGATE to turn on the external power MOSFET. of the MOSFET is monitored by the DRAIN SENSE input. Figure 2. Functional Block diagram. Pin numbers reflect SOIC package.
32062 2.3 6/19/03 SMH4802 SUMMIT MICROELECTRONICS, Inc. Preliminary Information PIN CONFIGURATION PIN DESCRIPTIONS
2062 Pin Table A
PG# 5VREF FS# OV UV 2062 14 PCon 14-Pin SOIC Note: Pin numbers reflect the 14 Pin SOIC package. DRAIN SENSE VGATE EN/TS nc SDA SCL CBSENSE VSS VDD nc PG# nc 5VREF FS# OV UV 2062 16 PCon 16-Pin SSOP .oNniPe pyTe maNniPn oitpircseDniP
1 I NIARD
eht(TEFSOMehtfoniardehttaegatlovehtsrotinomtupniESNESNIARDehT Vottcepserhtiwsierusaem SS 01lanretninA.) µ NIARDehtsllupecruosA wolebdlehebtsumESNESNIARD.levelFERV5ehtsdrawotlangisESNES .tuptuo#GPehtelbaneotV5.2
2 OE TAGV
Votlauqeylraen,tuptuoevirdedishgihasituptuoETAGVehT DD nrutotdesu, tuptuotnerructnatsnocaseilppuslangissihT.TEFSOMrewoplanretxenano 001( µ .etarwelsno-nrutTEFSOMehtfotnemtsujdaysaeswollahcihw)lacipytA 3 IS T/NE eblliwETAGV.tupnielbaneretsamehtsitupniesneSerutarepmeT/elbaNEehT k002lanretninasahnipsihT.V5.2nahtsselsiST/NEfidelbasid Ω .V5otpullup 4 O/IA DS .tuptuoniardneponasaderugifnocsitI.nipatadlaireslanoitceridibehtsiADS k05lanretninasierehT Ω .FERV5otdetcennocrotsiser
5 IL CS
nI.sretsigernoitarugifnocehtfotuodnaotniatadkcolcotdesusitupniLCSehT daerehtnI.HGIHsiLCSelihwADSnoelbatsniamertsumatadedometirweht k05lanretninasierehT.LCSfoegdegnillafehtnotuodekcolcsiatadedom Ω .FERV5otdetcennocrotsiser
6 IE SNESBC
ssorcasnoitidnoctnerruc-revotcetedotdesusitupniESNESrekaerBtiucriCehT R(rotsiseresneseulavwol,lanretxena S .TEFSOMrewopehthtiwseiresnideit) tnahtregnolrofrotsiserehtssorcaVm05nahtretaergfopordegatlovA DBC lliw VotyltceridnipehttcennocESNESBCelbasidoT.rekaerbtiucricehtpirt SS A. .elbaliavaoslasitniopesnespirT-kciuQelbammargorp
7 RWPV SS
V SS FERV5ehtdnastupnillA.ylppusehtfoedisevitagen,ehtotdetcennocsi Votdecnerefereratuptuo SS .
8 IV U
noitcnujnocniyllacipyt,rotinomylppusegatlov-rednunasadesusinipVUehT .V5.2nahtsselsiVUfidelbasideblliwETAGV.reddalrotsiserlanretxenahtiw nielbatsujda,tupniVUehtnoelbaliavasisiseretsyhlanretnielbammargorpA .tupniVUehtnoelbaliavaoslasiyaledretlifA.Vm5.26fostnemercni
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. Preliminary Information PIN DESCRIPTIONS (Continued) 2062 Pin Table BNote: Pin numbers reflect the 14 Pin SOIC package. .oNniPe pyTe maNniPn oitpircseDniP
9 IV O
noitcnujnocniyllacipyt,rotinomylppusegatlov-rednunasadesusinipVOehT nahtretaergsiVOfidelbasideblliwETAGV.reddalrotsiserlanretxenahtiw .tupniVOehtnoelbaliavaoslasiyaledretlifA.V5.2
01 I# SF
#GPehtdnaETAGVsesuactahttupniwolevitcanasinipnwodtuhSdecroFehT .deripxesahremitffo-dlohlanretninaretfaemitynatanwodtuhsebottuptuo erahcihw(edisyradnocesehtnostiucricyrosivrepusswollaremitffo-dlohehT -otponaaiv2084HMSehtfonwodtuhslortnocot)yllaitinipuderewopton .rotsiserpulluponsahtupnisihT.rotalosi
11 OF ERV5 tupnicigolehtdnapxeotdesuebyamtahtegatlovecnerefertuptuoV5asisihT
VottcepserhtiwsituptuoecnereferehT.2084HMSehtnosnoitcnuf SS .
21 O# GP
ebnactI.rotsiserpulluplanretnionhtiwtuptuowol-evitca,niard-neponasi#GP 3retfadelbanesi#GP.retrevnocCD/CDaelbanerodaoIahctiwsotdesu VsehcaerETAGV:stneve DD V- TG ,V5.2nahtsselsiegatlovesneSniarDeht, deecxetonnacnipsihtnoegatloV.deripxesahemityaleddemmargorpehtdna VotdecnerefersaV21 SS . 31 cnc nn oitcennocoN
41 RWPV DD
V DD detcennocrotalugertnuhslanretninA.noitcennocylppusevitisopehtsi Vneewteb DD Vdna SS .2084HMSehtseilppustahtV21yletamixorppaspoleved VehthtiwseiresnidecalpebtsuMrotsiserA DD tnerrucrotalugerehttimilotnip R( D .)snoitartsullinoitacilppaehtni
52062 2.3 6/19/03 SMH4802 SUMMIT MICROELECTRONICS, Inc. Preliminary Information Note — The device is not guaranteed to function outside its operating rating. Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. * /G81 14 pin SOIC; /G82 16 pin SSOP. Terminal Voltage with Respect to V SS: OV, UV, DRAIN SENSE, SCL, SDA, FS#, ABSOLUTE MAXIMUM RATINGS* RECOMMENDED OPERATING CONDITIONS DC OPERATING CHARACTERISTICS ( Over Recommended Operating Conditions; Voltages are relative to VSS, except VGT)
2062 Elect Table
lobmySr etemaraPs noitidnoC. niM. pyT. xaMs tinU V DD egatlovylppuSI DD Am3=1 12 13 1V V5 FER tuptuoecnereferV5I DD Am3=5 7.40 0.55 2.5V I 5DAOL tnerructuptuoecnereferV5I DD Am3=1 –1 A m I DD tnerrucylppusrewoP2 0 1A m V VU dlohserhtegatloV-rednUI DD Am3=5 74.20 05.25 25.2V V TSYHVU siseretsyhegatloV-rednUI DD Am3=3 6V m V VO dlohserhtegatloV-revOI DD Am3=5 74.20 05.25 25.2V V TSYHVO siseretsyhegatloV-revOI DD Am3=0 1V m V ETAG V ETAG egatlovtuptuo V DD V I ETAG V ETAG tuptuotnerruc0 01A µ V ESNES dlohserhtESNESNIARDI DD Am3=5 74.20 05.25 25.2V I ESNES tuptuotnerrucESNESNIARDV ESNES V= SS 9–0 1–1 1–A µ V BC dlohserhtrekaerbtiucriCI DD Am3=0 40 50 6V m V BCQ tiucricpirTkciuQelbammargorP dlohserhtrekaerb 002V m 001V m 06V m ffO— V ST/NE dlohserhtST/NEI DD Am3=5 74.20 05.25 25.2V V TSYHST/NE siseretsyhST/NEI DD Am3=0 1V m V LO #GPegatlovwoltuptuOI LO Am3=0 4 .0V I LI ST/NEtnerructupnIV LI V= SS 001A µ V TG V(dlohserhtetaG TG V= DD V– ETAG )7 .08 .10 .3V
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. Preliminary Information lobmySn oitpircseD. niM. pyT. xaMs tinU t DBC )retlif(yaleDrekaerBtiucriCVm05elbammargorP µs *05 051 004 t DGP yaleDdooGrewoPelbammargorP sm 061 t DSTQ d nwoDtuhSpirTkciuQ 002s n t CYC emitelcycrekaerbtiucriC 5.2s t FVUP retliFegatloV-revO/-rednUelbammargorP *ffO— 5s m 08s m 061s m t DS yaleDputratS 5.0s m 5s m *08s m 061s m AC OPERATING CHARACTERISTICS * = Default value /G81 After UV and OV become valid there is a delay — t SD — that precedes the turn on of VGATE. See Figure 6. /G82 Fast Shut Down delay from Fault to the beginning of VGATE off.
2062 AC Table
/G81
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. Preliminary Information APPLICATIONS INFORMATION Powering VDD The 12V shunt regulator between the VDD and VSS pins allows the SMH4802 to operate over a wide range of supply voltages. It is necessary to use a series dropping resistor (RD) between the host power supply and the VDD pin in order to bias the shunt regulator and limit current into the device. System Enable The EN/TS input provides an active high comparator input that may be used as a master enable or temperature sense input. Under-/Over-Voltage Sensing The Under-Voltage (UV) and Over-Voltage (OV) inputs provide a set of comparators that act in conjunction with an external resistor divider network to sense when the host supply voltage exceeds the user defined limits. If the input to the UV pin rises above 2.5V, and the input to the OV pin falls below 2.5V, the power-up sequence may be initiated. If UV falls below 2.5V, or OV rises above 2.5V, the PG# and VGATE outputs will be shut down immediately. Under-/Over-Voltage Filtering The SMH4802 may also be configured so that an out of tolerance condition on UV/OV will not shut off the output immediately. A filter delay can be inserted so that only sustained under-voltage or over-voltage conditions will shut off the output. An out of tolerance condition on UV/ OV for longer than the filter delay time (t UOFLTR) will latch the VGATE and PG outputs in the off state if the UV/OV filter option is enabled. The Under-/Over-Voltage Filter- ing feature is disabled in the default configuration of the device. Under-Voltage Hysteresis The Under-Voltage comparator input may be configured with a programmable level of hysteresis. The compare level may be set in steps (up to 15) of 62.5mV below 2.5V. The default under-voltage hysteresis level is set to 62.5mV. Soft Start Slew Rate Control Once all of the preconditions for powering up the DC/DC converters have been met, the SMH4802 provides a means to soft start the external power FET limiting the in-rush current. Current limiting is generally needed due to the bulk capacitance across the power rails of the DC/DC convert- ers. The VGATE output of the SMH4802 is current limited to I VGATE, allowing the slew rate to be easily modified using external passive components. Load Control — Turning on a DC/DC Converter Once power has been ramped to the DC/DC converter, two conditions must be met before the PG# output can be asserted: the DRAIN SENSE voltage must be below 2.5V, and the VGATE voltage must be greater than V DD – VGT. The DRAIN SENSE input ensures the power MOSFET is not absorbing too much steady state power from operat- ing at a high V DS. (This sensor remains active at all times, except during the current regulation period). The VGATE sensor ensures the power MOSFET is operating well into its saturation region before allowing the loads to be switched on. Once VGATE reaches V DD – V GT this sensor is latched. After the external MOSFET is properly switched on, the PG# output will be asserted after a delay of tPGD. The delay time is programmable from 5ms to 160ms. NOTE: The PG# output has a 12V withstand capability, so high voltages must not be connected to this pin. A bipolar transistor or an opto-isolator can be used to boost the withstand voltage to that of the host supply. Force Shutdown — Secondary Feedback The Force Shutdown signal (FS#) is an active low input that provides a method of receiving feedback from the secondary side of the DC/DC controllers. A built-in hold- off timer allows the SMH4802 to ignore the state of the FS# input until the time period expires. The FS# input must be driven high by the end of this time period. If not, a low level on this input will shut off the VGATE and PG# outputs. The purpose of the hold-off timer is to allow enough time for devices on the secondary side of the DC/DC controller to power-up and stabilize. This unique feature of the SMH4802 allows supervisory circuits, such as an SMS44, to control the shutdown of the primary side soft start circuit, even though the secondary side initially has no power. Circuit Breaker Operation The SMH4802 provides a number of circuit breaker functions to protect against over current conditions. A sustained over-current event could damage the host supply and/or the load circuitry. The board’s load current passes through a series resistor S) connected between the MOSFET source (which is tied to CBSENSE) and V SS. The breaker trips (Figure 4) whenever the voltage drop across RS is greater than 50mV for more than tCBD (a programmable filter delay ranging from 10µs to 500µs).
SUMMIT MICROELECTRONICS, Inc. Figure 6. Power On Timing Sequence Figure 5. Circuit Breaker Cycle ModeFigure 4. Under-/Over-Voltage Filter Timing Good cascading. Refer to the AC operating characteristics table for more information on the tCBD timing. Note: In current regulation mode the DRAIN SENSE signal will not affect the PG# output.
2062 Fig06
2062 Fig04
2062 Fig05
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. disabled or set to 60mV, 100mV (default) or 200mV. negative potential than the currently operating supply. Figures 8A and 8B illustrate the current regulation function. the maximum time during which regulation will be enforced. the maximum supply voltage of several hundred volts. Figure 7. Circuit Breaker Quick Trip Response
2062 Fig08A
2062 Fig08B
2062 Fig07
SUMMIT MICROELECTRONICS, Inc.
- The 10 Ω resistor (R7) must be located as close as possible to the MOSFET.
- Optional interface circuit (Q2). The PG # output can be directly connected to the power module if the input voltage to the module is within
tolerance and the voltage on the PG# output doesn’t exceed 15V.
- If the DRAIN SENSE signal is not used tie the pin directly to V
Figure 9. Example Applications Schematic. Pin numbers reflect SOIC package. divider as the input impedance of UV and OV is very high. calculating R1, R2, and R3 are as follows.
2062 Fig09
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. Preliminary Information APPLICATIONS INFORMATION (Continued) of 250µA for IDMAX is used to illustrate the following calculations. With VOV (2.5V) being the over-voltage trip point, R1 is calculated by the formula: OV MAX VR1 ID= Substituting: 2.5VR1 10k250 Aµ== Ω Next the minimum current that flows through the resistive divider, IDMIN, is calculated from the ratio of minimum and maximum supply voltage levels : MAX MIN MIN MAX ID VSID VS Substituting: MIN 250 A 36VID 125 A 2.5V µ µ×== Now the value of R3 is calculated from ID MIN: MIN UV MIN VS VR3 ID VUV is the under-voltage trip point, also 2.5V. Substitut- ing: 36V 2.5VR3 286k125 Aµ ×== Ω The closest standard 1% resistor value is 267k Ω Then R2 is calculated: 2.5VR2 – 10k 20k – 10k 10k125 Aµ=Ω = Ω Ω = Ω or UV MIN VR2 – R1ID= Substituting: 2.5VR2 – 10k 20k – 10k 10k125 Aµ=Ω = Ω Ω = Ω An Excel spread sheet is available on Summit’s website (www.summitmicro.com) to simplify the resistor value calculations and tolerance analysis for R1, R2, and R3. Dropper Resistor Selection The SMH4802 is powered from the high-voltage supply via dropper resistor R D. The dropper resistor must provide the SMH4802 (and its loads) with sufficient operating current under minimum supply voltage condi- tions, but must not allow the maximum supply current to be exceeded under maximum supply voltage conditions. The dropper resistor value is calculated from: MAXMIN DD D DD LOAD VS – VR I– I= where VS MIN is the lowest operating supply voltage, VDDMAX is the upper limit of the SMH4802 supply voltage, IDD is minimum current required for the SMH4802 to operate, and ILOAD is any additional load current from the 2.5V and 5V outputs and between VDD and VSS. Calculate the minimum wattage required for RD from: () MIN MAX DD RO D VS – V P R where VDDMIN is the lower limit of the SMH4802 supply voltage, and VS MAX is the highest operating supply voltage. In circumstances where the input voltage may swing over a wide range ( e.g., from 20V to 100V) the maximum current may be exceeded. In these circumstances it may be necessary to add an 11V Zener diode between V DD and VSS to handle the wide current range. The Zener voltage should be below the nominal regulation voltage of the SMH4802 so that it becomes the primary regulator. MOSFET V DS(ON) Threshold The drain sense input on the SMH4802 monitors the voltage at the drain of the external power MOSFET switch with respect to V SS. When the MOSFET’s VDS is below the user-defined threshold the MOSFET switch is consid- ered to be ON. The V DS(ON)THRESHOLD is adjusted using the resistor RT in series with the drain sense protection diode. This protection, or blocking, diode prevents high voltage breakdown of the drain sense input when the MOSFET switch is OFF. A low leakage MMBD1401 diode offers protection up to 100V. For high voltage applications (up to 500V) the Central Semiconductor CMR1F-10M diode should be used. The V DS(ON)THRESHOLD is calcu- lated from: () ( )DS SENSE SENSE T DIODETHRESHOLDVO N V – I – R – V=
132062 2.3 6/19/03 SMH4802 SUMMIT MICROELECTRONICS, Inc. Preliminary Information APPLICATIONS INFORMATION (Continued) where VDIODE is the forward voltage drop of the protection diode. The VDS(ON)THRESHOLD varies over temperature due to the temperature dependence of VDIODE and ISENSE. The calculation below gives the VDS(ON)THRESHOLD under the worst case condition of 85°C ambient. Using a 68kΩ resistor for R T gives: () ( )DS THRESHOLDV ON 2.5V – 15 A 68k – 0.5V 1 Vµ=× Ω = The voltage drop across the MOSFET switch and sense resistor, VDSS, is calculated from: ()DSS D S ONVI R R=× where ID is the MOSFET drain current, RS is the circuit breaker sense resistor and R ON is the MOSFET on resistance. The dropper resistor value should be chosen such that the minimum and maximum IDD and VDD specifications of the SMH4802 are maintained across the host supply’s valid operating voltage range. First, subtract the minimum V DD of the SMH4802 from the low end of the voltage, and divide by the minimum I DD value. Using this value of resistance as RD find the operating current that would result from running at the high end of the supply voltage to verify that the resulting current is less than the maximum I DD current allowed. If some range of supply voltage is chosen that would cause the maximum I DD specification to be vio- lated, then an external zener diode with a breakdown voltage of 11V should be used across V DD. As an example of choosing the proper RD value, assume the host supply voltage ranges from 36 to 72V. The largest dropper resistor that can be used is: (36V-11V)/3mA = 8.3kΩ. Next, confirm that this value of R D also works at the high end: (72V-13V)/8.3kΩ = 7.08mA, which is less than 8mA. The FS# input can also be used in conjunction with a secondary-side supervisory circuit providing a positive feedback loop during the power up sequence. As an example, assume the SMH4802 is configured to turn on –48V to three DC/DC converters and then sequentially turn on the converters with a 1.6ms delay. Further, assume all of the enable inputs are true and PG# has just been sequenced on. If FS# option 4 (100 BIN in register 5) has been selected, then FS# must be driven high within 1.6ms after PG# goes low, otherwise the PG# output is disabled. Ideally, there would be a secondary-side supervisor similar to the SMS44 that would have its reset time-out period programmed to be less than 1.6ms. After the last supply turns on, the RESET# output of the SMS44 would be released and FS# pulled high. However, if for any reason not all of the supplies turn on, RESET# is not released and the SMH4802 disables the PG# output. Soft Start Slew Rate Control The –48V turn on time is controlled by the SMH4802 and by the values of R8, C1 and C3 in Figure 9. The turn on time is approximately 10ms with the component values shown. Increasing the capacitance reduces the output slew rate and increases the turn on time. The capacitors prevent the MOSFET from turning on simultaneously with the application of –48V. Resistor R8 is specified to limit the current into and the rate of charge of C1. The ratio of C1 to C3 (20:1) limits the MOSFET’s V GS to approximately 2V once the –48V supply is connected and C1 is fully charged.
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. the configuration registers and the nonvolatile fault latch. ing the SMX3200 is available from the website. will ensure proper device operation in the end application. will ensure proper device operation in the end application. computer is the best way to avoid damage. Figure 10. SMX3200 Programmer I2C serial bus connections. Pin numbers reflect SOIC package.
2062 Fig10
SUMMIT MICROELECTRONICS, Inc. SMH4802 supports a 100 kHz clock rate. contains a Schmitt input on both the SDA and SCL signals. Figure 11. Start and Stop Conditions bits of data. This is shown by the ACK in Figure 12. issues a Stop on the clock pulse following the NACK. Figure 12. Acknowledge Timing master address byte transmission. Figure 13. Typical Master Address Byte Transmis- transfer protocol on SDA is shown in Figure 15. Write) followed by the address of the word it is to read. SMH4802 to the desired address.
2062 Fig11
2062 Fig12
2062 Fig13
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. Figure 16. Sequential Bus Cycles Figure 14. Read Protocol Figure 15. Write Protocol address byte Read or random address byte Read). incremented with each Acknowledge signal.
2062 Fig14
2062 Fig15
2062 Fig16
172062 2.3 6/19/03 SMH4802 SUMMIT MICROELECTRONICS, Inc. Preliminary Information Register Access The SMH4802 contains a 2-wire bus interface for register access as explained in the previous section. This bus is highly configurable while maintaining the industry stan- dard protocol. The SMH4802 responds to one of two selectable Device Type Addresses: 1010 BIN, generally assigned to NV-memories, or 1011BIN, which is the default address for the SMH4802. The Device Type Address is assigned by programming bit 3 of Register 8. Register accesses are also programmable using bits 2 and 1 of Register 8. Accesses can be denied (no reads or writes), read only, or read/write (default state). The SMH4802 has three address pins (A2, A1 and A0) associated with the 2-wire bus. The SMH4802 can be configured to respond only to the proper serial data string of the Device Type Address and specific bus addresses (Register 8, bit 0 set); or to the Device Type Address and any bus address (Register 8, bit 0 cleared). PROGRAMMING INFORMATION (Continued) Master/Slave Protocol The master/slave protocol defines any device that sends data onto the bus as a transmitter and any device that receives data as a receiver. The device controlling data transmission is called the Master and the controlled device is called the Slave. The SMH4802 is always a Slave device since it never initiates any data transfers. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during clock high time, because a change on the data line while SCL is high is interpreted as either a Start or a Stop condition. Register Bit Maps The SMH4802 has eight user programmable, nonvolatile configuration registers. Although 8-bit data transfers are used for reading and writing the registers, only the 4 least significant bits of each register are utilized by the device. Therefore, in each of the following registers, bits 7 through 4 are left blank. Bits 3 through 0 are used as shown for each register. DEFAULT CONFIGURATION REGISTER SETTINGS - SMH4802-169 retsigeR xeH stnetnoC noitpircseD 20R9 . levelecnerefertnerruc-revopirT-kciuQdnayaledtnerruc-revO 30R2 . elbaneedomBC.yaledgnicneuqesdoogrewoP 40RB .emitelcycrekaerbtiucric,yaledretlifegatlov-rednu/-revo,elbane#GP 50RC . lortnocnoitcnuf#SF,elbanehctaltluafelitalov-noN 60RC .lortnocnoitalugertnerrucETAGV,selbaneretlifegatlov-revodna-rednU 70R9 . lortnocsiseretsyhegatlov-rednU 80R1 I2 retsigernoitarugifnoc,sserddaepytecivedgnidulcni,lortnocC .lortnocesnopsersserddaevalsdna,sutatsetirw/daer 90R9 . deepsecneuqesdoogrewoP C0R0 . detcetedsitluafnehwerawdrahybteS.hctaltluafelitalov-noN
2062 Reg Table
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. Preliminary Information
14 PIN SOIC PACKAGE
0.150 - 0.157 0.013 - 0.020 (0.33 - 0.51) 0.004 - 0.01 (0.10 - 0.25) 0.337 - 0.344 (8.55 - 8.75) 0.228 - 0.244 (5.80 - 6.20) 0.053 - 0.069 (1.35 - 1.75) 0.016 - 0.050 (0.19 - 0.25) 0.01 - 0.02 (0.25 - 0.50) (3.80 - 4.00)
14 Pin SOIC
X45º 0.016 - 0.050 0.05 0º Min to 8º Max Ref. JEDEC MS-012 Inches (Millimeters)
192062 2.3 6/19/03 SMH4802 SUMMIT MICROELECTRONICS, Inc. Preliminary Information
16 PIN SSOP PACKAGE
PACKAGES (Continued) 0.007 - 0.010 (0.18 - 0.25) 0.150 - 0.157 (3.81 - 3.99) 0.025 (0.635) 0.016 - 0.050 (0.20 - 0.31) 0.189 - 0.197 (4.80 - 5.00) 0.228 - 0.244 (5.79 - 6.20) Pin 1 0.004 - 0.010 (0.10 - 0.25) 0.059 (1.50) 0.053 - 0.069 (1.35 - 1.75) MAX
16 Pin SSOP
Ref. JEDEC MO-137 Inches (Millimeters) 0º Min to 8º Max
2062 2.3 6/19/03 SUMMIT MICROELECTRONICS, Inc. Preliminary Information NOTICE This is a Preliminary Information data sheet that describes a Summit product currently in pre-production with limited characterization. SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user’s specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission. SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances. © Copyright 2003 SUMMIT Microelectronics, Inc. Power Management for Communications™ Revision 2.3 - This Document supersedes all previous versions. I2C is a trademark of Philips Corporation.
ORDERING INFORMATION
S=14 Lead SOIC G=16 Lead SSOP Part Number Suffix (see page 17) Summit Part Number Specific requirements are contained in the suffix such as Commercial or Industrial Temp Range, Hex code, Hex code revision, etc. SUMMIT SMH4802S xx A YY WWA nnn Summit Part Number Status Tracking (Blank, MS, ES, 01, 02, ...) (Summit Use) Date Code (YY WW) Lot Tracking Code (Summit Use) Product Tracking Code (Summit Use) Part Number suffix (Contains Customer specific ordering requirements)