DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 9
Technical content
Features
- One 40 m Ω 1.0 A MOSFET
- One integrated VGS Charge Pump
- User selectable ramp rate with external resistor
- Integrated Discharge Resistor
- Over Temperature Protection
- Pb-Free / Halogen-Free / RoHS compliant
- STDFN 4L, 1.0 x 1.0 x 0.55 mm Pin Configuration 4-pin STDFN (Top View) ON 1 S GND D 2 3 SLG59M1440V D S ON Charge Pump Out 1.0 A Current Detect Slew Rate Control CMOS Input
000-0059M1440-112 Page 2 of 9 SLG59M1440V Pin Description
Ordering Information
Adjustable Ramp Rate vs. ON Pin Current (5.5 V, 25 °C) Adjustable Slew Rate (ON Pin 2) SLG59M1440V has a built in configurable slew control feature. The configurable slew control uses current detection method on Pin 2. When ON voltage rise above ON_VIH_INI (1.2 V typical), the slew control circuit will measure the current flowing into Pin 2. Based on the current flowing into pin 2, different slew rates will be selected by the internal control circuit. See I_ON vs. Tslew table on page 2. The slew rate is configurable by selecting a different R1 resistor value as shown on application diagram on page 2. Calculating the R1 value depends on both the desired slew rate, and the VOH level of the device driving the ON Pin 2. ON_Current = (GPIO_VOH – ON_VREF (1.05 V typical)) / R1 Pin # Pin Name Type Pin Description 1 ON Input Turns on MOSFET. Configurable slew rate control depending on input cur- rent.
2 D MOSFET Drain of Power MOSFET
3 S MOSFET Source of Power MOSFET
4 GND GND Ground
Part Number Type Production Flow SLG59M1440V STDFN 4L Industrial, -40 °C to 85 °C SLG59M1440VTR STDFN 4L (Tape and Reel) Industrial, -40 °C to 85 °C I_ON T SLEW (typ) 20 μA0 . 5 6 V / m s 50 μA1 . 3 4 V / m s 100 μA2 . 5 3 V / m s 150 μA3 . 7 1 V / m s 200 μA4 . 6 8 V / m s 250 μA5 . 6 3 V / m s
3.3 VControl
000-0059M1440-112 Page 3 of 9 SLG59M1440V Absolute Maximum Ratings
Electrical Characteristics
Parameter Description Conditions Min. Typ. Max. Unit VD Power Supply -- -- 6 V TS Storage Temperature -65 -- 150 °C ESDHBM ESD Protection Human Body Model 2000 -- -- V MOSFET IDSPK Peak Current from Drain to Source For no more than 1 ms with 1% duty cycle -- -- 1.5 A Note: Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above t hose indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. TA = -40 °C to 85 °C (unless otherwise stated) Parameter Description Conditions Min. Typ. Max. Unit VD Power Supply Voltage -40 °C to 85 °C 2.5 -- 5.5 V IDD Power Supply Current (PIN 2) when OFF -- 0.1 1 μA when ON, No load -- 18 30 μA RDSON Static Drain to Source ON Resistance TA 25°C MOSFET -- 40 50 m Ω TA 70°C MOSFET -- 50 55 m Ω TA 85°C MOSFET -- 55 65 m Ω IDS Operating Current V D = 2.5 V to 5.5 V -- -- 1.0 A TON_Delay ON pin Delay Time 50% ON to Ramp Begin Input Current (PIN 1) = 20 μA, VD = 5 V, Source_Cap = 10 μF, RL = 20 Ω 02 . 4 4 . 0 m s TTotal_ON Total Turn On Time 50% ON to 90% VS Configurable 1 ms Example: Input Current (PIN 1) = 20 μA, VD = 5 V, Source_Cap = 10 μF, RL = 20 Ω -- 11.7 -- ms TSLEWRATE Slew Rate 10% VS to 90% VS Configurable 1 V/ms Example: Input Current (PIN 1) = 20 μA, VD = 5 V, Source_Cap = 10 μF, RL = 20 Ω -- 0.56 -- V/ms RDIS Discharge Resistance 100 150 300 Ω ON_VREF ON Pin Reference Voltage2 0.99 1.05 1.10 V ON_VIH_INI Initial Turn On Voltage Inte rnal Charge Pump ON 1.2 -- V DD V ON_VIL Low Input Voltage on ON pin Internal Charge Pump OFF -0.3 0 0.3 V ON_R Input Impedance on ON pin 100 -- -- M Ω THERMON Thermal shutoff turn-on temperature -- 120 -- °C THERMOFF Thermal shutoff turn-off temperature -- 100 -- °C THERMTIME Thermal shutoff time -- -- 1 ms TDelay_OFF OFF Delay Time 50% ON to VS Fall, VD = 5 V, RL = 20 Ω -- 6.5 20 μs TFALL VS Fall Time 90% VS to 10% VS, VD = 5 V, RL = 20 Ω -- 1.2 2 μs Notes: 1. Refer to table for configuration details. 2. Voltage before ON pin resistor needs to be higher than 1.2 V to generate required I ON
000-0059M1440-112 Page 4 of 9 SLG59M1440V Slew Rate vs. ON Current TTotal_ON vs. On Current 3.00 4.00 5.00 6.00 7.00 V/ms Slew Rate (V/ms) Vs. ON Current, T = 25C 10%VS to 90%VS, RL = 20 ohm, CL = 10uF VD = 2.5V VD = 3.3V VD = 5V 0.00 1.00 2.00 0 50 100 150 200 250 ON Current (uA) VD = 5.25V VD = 5.5V 6.00 8.00 10.00 12.00 14.00al_on (ms) Ttotal_on vs ON Current. 50%ON to 90%VS, T = 25C, RL = 20 ohm, CL = 10uF VD = 2.5V VD = 3.3V VD = 5V 0.00 2.00 4.00 0 50 100 150 200 250 Ttota ON Current (uA) VD = 5.25V VD = 5.5V
000-0059M1440-112 Page 5 of 9 SLG59M1440V TTotal_ON, TON_Delay and Slew Rate Measurement SLG59M1440V Layout Suggestion 90% VS 50% ON TON_DELAY Slew Rate (V/ms) ON VS TTotal_ON 10% VS 50% ON 10% VS TOFF_DELAY TFALL 90% VS Note: All dimensions shown in micrometers (µm)
000-0059M1440-112 Page 6 of 9 SLG59M1440V Package Top Marking System Definition NN Serial Number Line 1 Pin 1 Identifier NN -Part Serial Number Field Line 1 where each “N” character can be A-Z and 0-9 Serial Number Line 2 + - Part Serial Number Field Line 2 where “+” character can be +, -, =, or blank
000-0059M1440-112 Page 7 of 9 SLG59M1440V Package Drawing and Dimensions 4 Lead STDFN Package 1.0 x 1.0 mm
000-0059M1440-112 Page 8 of 9 SLG59M1440V Tape and Reel Specifications Carrier Tape Drawing and Dimensions Recommended Reflow Soldering Profile Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 0.55 mm3 (nominal). More information can be found at www.jedec.org. Package Type # of Pins Nominal Package Size [mm] Max Units Reel & Hub Size [mm] Leader (min) Trailer (min) Tape Width [mm] Part Pitch [mm]per Reel per Box Pockets Length [mm] Pockets Length [mm] STDFN 4L Green 4 1.0 x 1.0 x 0.55 8000 8000 178 / 60 200 400 200 400 8 2 Package Type Pocket BTM Length Pocket BTM Width Pocket Depth Index Hole Pitch Pocket Pitch Index Hole Diameter Index Hole to Tape Edge Index Hole to Pocket Center Tape Width A0 B0 K0 P0 P1 D0 E F W STDFN 4L Refer to EIA-481 specification
000-0059M1440-112 Page 9 of 9 SLG59M1440V
Revision History
11/20/2017 1.12 Updated Package Marking Definition Updated Layout Suggestion 12/11/2013 1.11 changed temp range to -40 to 85C 5/21/2013 1.01 renamed TDELAY_ON to TON_DELAY in Electrical Characteristcs Table to match graph