SCG4600 CONNOR-WINFIELD | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 12

Technical content

Features

  • Phase Locked Output Frequency Control  Intrinsically Low Jitter Crystal Oscillator  CML Outputs  Dual 8 kHz References  LOR & LOL Alarm.  Force Free Run Function  Automatic Free Run Operation on Loss of Both References A & B  Input Duty Cycle Tolerant  3.3VDC Power Supply SCG4600 Synchronous Clock Generators PLL

2111 Comprehensive Drive

Aurora, Illinois 60505 Phone: 630-851-4722 Fax: 630-851-5040 www.conwin.com Bulletin SG028 Page 1 of 12 Revision P01 Date 19 July 02 Issued By MBatts General Description The SCG4600 is a digital phase locked loop generating CML outputs from an intrinsically low jitter voltage controlled crystal oscillator. The SCG4600 can lock to one of two external 8 kHz references, which is selectable using the SELAB input select pin. The unit has an acquisition time of about 1.5 seconds and it is tolerant of different reference duty cycles. The SCG4600 includes an alarm output that indicates deviations from normal operation. If a Loss- of-Reference (LOR) or Loss-of-Lock (LOL) is detected the alarm with indicate the need for a reference rearrangement. If both references A and B are absent the module will enter Free Run operation. The FRstatus pin will indicate that the module is in Free Run operation. Frequency stability during Free Run operation is guaranteed to ±20 PPM. Additionally the Free Run mode may be entered manually. The package dimensions are 1.05" x 1.03" x .375" (maximum) on a 4 layer FR4 board with J-Leads. Parts are assembled using high temperature solder to withstand 180°C surface mount reflow processes.

/G32/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G50/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101 NOTES: 1.0 Operation of the device at these or any other condition beyond those listed under Operating Specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability. 2.0 Requires external regulation and supply decoupling. (2.2 uF, 330 pF) 3.0 3db loop response.

4.0 From a 20 PPM step in reference frequency

5.0 CML outputs ac coupled into 50-ohm load to V CC. Absolute Maximum Rating /G84/G97/G98/G108/G101/G32/G49 Symbol Parameter Minimum Nom inal Maximum Units Notes Vcc Power Supply Voltage -0.5 - +4.0 Volts 1.0 Vi Input Voltage -0.5 - +5.5 Volts 1.0 Ts Storage Temperature -40.0 - +85 °C 1.0 Operating Specifications /G84/G97/G98/G108/G101/G32/G50 Symbol Parameter Minimum Nom inal Maximum Units Notes Vcc Power Supply Voltage 3.135 3.3 3.465 Volts 2.0 Icc Power Supply Current - 200 - mA To Temperature Range 0 - 70 °C Fo Available Output Frequencies - 622.08 - MHz - 155.52 - MHz Ffr Free Run Frequency -20 - 20 ppm Frefa Reference Frequency A - 8 - kHz Frefb Reference Frequency B - 8 - kHz Fcap Capture/pull-in range -25 - 25 ppm Fbw Jitter Filter Bandwidth - - 3 Hz 3.0 Tjtol Input Jitter Tolerance - - 6.25 µs Taq Acquisition Time - 1.4 - s 4.0 Trf Output Rise and Fall Time - 100 - ps 5.0 DC Output Duty Cycle (20% 80%) 45 - 55 % MTIEsr MTIE @ Synchronization - 50 - ns Rearrangement Block Diagram /G70/G105/G103/G117/G114/G101/G32/G49 Analog Filter8 kHz Phase Aligner 38.88 MHz VCXO 1 / N OC-12 PLL Q QN Alar m SEL AB Ref B Ref A DPFD

/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G51/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101 Input And Output Characteristics /G84/G97/G98/G108/G101/G32/G51 Symbol Parameter Minimum Nom inal Maximum Units Notes CMOS Input and Output Characteristics Vih High Level Input Voltage 2.0 - 5.5 V Vil Low Level Input Voltage 0.0 - 0.8 V Tio I/O to Output Valid - - 10 ns Cl Output Capacitance - - 10 pF Voh High Level Output Voltage 2.4 - - V Vol Low Level Output Voltage - - 0.4 V Tir Input Reference Pulse Width 25.72 - - ns CML Output Characteristics Vod Differential Output Voltage - 800 1200 mV 5.0 Jitter Generation Specifications Table 5 SONET Jitter BW 12 kHz - 1.3 MHz Frequency (MHz) pS (RMS) 155.52 2.2 Typ. SONET Jitter BW 12 kHz - 5 MHz pS (RMS) 622.08 1.9 Typ. NOTES: A Active FR Free Run Mode NA Not Active HZ High Impedance Input Selection / Output Response /G84/G97/G98/G108/G101/G32/G52 INPUTS OUTPUTS NOTE RESET ENABLE SEL AB REFA REFB FR FR status ALARM Q QN 1 0 XXXX 1 X X X F R X 1 XXXX H Z H Z X X 0 0 XXX1 1 1 X X F R 00 0 A A 0 0 0 X X R A 00 1 A A 0 0 0 X X R B 00 0 N A A 0 0 1 X X U 00 1 N A A 0 0 0 X X R B 00 1 A N A 0 0 1 X X U 00 0 A N A 0 0 0 X X R A

00 X N A N A 0 1 1 X X F R

U Unstable (due to conditions shown, switch to active reference or Free Run) X Don’t care

/G32/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G52/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101 Pin Description /G84/G97/G98/G108/G101/G32/G54 /G32/G32/G65/G108/G108/G32/G83/G67/G71/G52/G54/G48/G48/G32/G77/G111/G100/G101/G108/G115 Pin # Pin Name Pin Information Note 1 ENABLE CML Enable / CMOS Tri-State (Enable = 0, Disable = 1) 9.0 2 TCK No Connection, Internal Factory Programming Input. 8.0 3 TDO No Connection, Internal Factory Programming Input. 8.0 4 REF A CMOS Reference Frequency Input. 5 SEL AB Input Reference Select Pin. (REFA = 0, REFB = 1) 9.0 6 RESET RESET. (RESET = 1) 9.0 7 REF B CMOS Reference Frequency Input. 8 GND Ground. 9 FR status Free Run Status. (FR = 1) 10 V cc Supply Voltage relative to ground. 11 N/C No Connection. 8.0 12 ALARM Loss of Reference / Lock alarm. (Alarm = 1) 13 FR Force Free Run. (Phase Lock = 0, Free Run = 1) 9.0 14 TDI No Connection, Internal Factory Programming Input. 8.0 15 TMS No Connection, Internal Factory Programming Input. 8.0 16 QN Negative Di fferential CML Output. 10.0 17 GND Ground. 18 Q Positive Differ ential CML Output. 10.0 NOTES

8.0 Do not connect pin

9.0 Input pulled to ground

10.0 CML Outputs are internally AC coupled

Circuit Board Footprint Recommendations /G70/G105/G103/G117/G114/G101/G32/G50 Mechanical Dimensions /G70/G105/G103/G117/G114/G101/G32/G51 0.855 0.100 0.100 0.8801.080 0.055 0.045 0.980 .090 [2.29mm] 1.050 MAX [26.67mm] .950 [24.13mm] MAX. .018 [.46mm] .100 [2.54mm] 0.450 [11.43mm] MAX. 1.030 [26.16mm] MAX. PIN 1PIN 18

/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G53/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101 Switch from A to B when both are good signals /G70/G105/G103/G117/G114/G101/G32/G52 Switch from A to B when Reference B is lost /G70/G105/G103/G117/G114/G101/G32/G53 Ref A Ref B Alarm Sel A/B New Reference Qualification time LOL portion of Alarm is blanked 0.5 sec Ref A Ref B Alarm Sel A/B ~5ns

/G32/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G54/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101 Switch from A to B after Reference A is lost /G70/G105/G103/G117/G114/G101/G32/G54 Switch from A to B when A is out of range /G70/G105/G103/G117/G114/G101/G32/G55 Ref A Ref B Alarm Sel A/B New Reference Qualification time LOL Portion of Alarm is Blanked 125 - 250 µs Ref A Ref B Alarm Sel A/B New Reference Qualification time Out of Range In Range LOL Portion of Alarm is Blanked

/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G55/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101 Switch from A to B when B is out of range /G70/G105/G103/G117/G114/G101/G32/G56 Ref A Ref B Alarm Sel A/B New Reference Qualification time Out of Range In Range LOL Portion of Alarm is Blanked

/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G57/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101 SCG4600 CML OUTPUT Q QN Vcc GND

50 OHM Transmission Line

3.3 VDC

D DN Vcc GND Vcc - 2 VDC Q QN Vcc GND CML INPUT D DN Vcc GND D DN Vcc GND Q QN Vcc GND Vcc - 2 VDC 100

50 OHM Transmis sion Line

Note: Driving a LVDS receiver, LVDS input must be internally biased into common mode range. LVDS input must be capable of receiving a differential voltage of 1.2 Vpp Suggested Differential Output Termination Figure 13

/G32/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G49/G48/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101

Ordering Information

XXXX equals a specific model (4600) FFF.FFF equals the CML Output frequency (155.52, 622.08 MHz) M equals MHZ and is added to all part numbers Example: To order an SCG4600 with an CML Output of 622.08 MHz, Order part number SCG4600-622.08M Please contact Connor-Winfield for other frequencies that may be available.

/G80/G114/G101/G108/G105/G109/G105/G110/G97/G114/G121/G32/G68/G97/G116/G97/G32/G83/G104/G101/G101/G116/G32/G35/G58/G32/G83/G71/G48/G50/G56/G32/G32/G32/G32/G32/G80/G97/G103/G101/G32/G49/G49/G32/G111/G102/G32/G49/G50/G32/G32/G32/G32/G32/G32/G32/G82/G101/G118/G58/G32/G80/G48/G49/G32/G32/G32/G32/G32/G32/G68/G97/G116/G101/G58/G32/G48/G55/G47/G49/G57/G47/G48/G50 /G169/G32/G67/G111/G112/G121/G114/G105/G103/G104/G116/G32/G50/G48/G48/G50/G32/G84/G104/G101/G32/G67/G111/G110/G110/G111/G114/G45/G87/G105/G110/G102/G105/G101/G108/G100/G32/G67/G111/G114/G112/G46/G32/G32/G32/G32/G65/G108/G108/G32/G82/G105/G103/G104/G116/G115/G32/G82/G101/G115/G101/G114/G118/G101/G100/G32/G32/G32/G83/G112/G101/G99/G105/G102/G105/G99/G97/G116/G105/G111/G110/G115/G32/G115/G117/G98/G106/G101/G99/G116/G32/G116/G111/G32/G99/G104/G97/G110/G103/G101/G32/G119/G105/G116/G104/G111/G117/G116/G32/G110/G111/G116/G105/G99/G101

Revision Revision Date Note P00 01/17/01 Preliminary informational release P01 7/19/02 Added new fr equency & refomatted