PS301 PERICOM | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 7
Technical content
Features
For free samples and the latest literature: www.pericom.com, or phone 1-800-435-2336 COM N.C. N.C. NC IN N.C. GND PS302 COM N.C. N.C. NO IN N.C. GND PS301 203SP cigoLh ctiwS NO FFO NO COM NC GND N.C. N.C. IN PS303 303SP cigoLC NO N NO FFO FFO NO Precision, Single-Supply SPST Analog Switches
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012
2 PS8187A 06/29/99
Precision, Single Supply SPST Analog Switches Absolute Maximum Ratings Caution: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Thermal Information Continuous Power Dissipation Note 1: Signals on NC, NO, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to 30mA maximum. Voltages Referenced to GND V or 30mA, whichever occurs first Peak Current, COM, NO, NC Electrical Specifications - Single +5V Supply (V+ = 5V +10%, GND = 0V, VINH = 2.4V, VINL = 0.8V) retemaraPl obmySs noitidnoC) C°(.pmeTn iM (2) pyT )1( xaM )2( stinU hctiwSgolanA egnaRlangiSgolanA )3( V GOLANA lluF0 + VV ecnatsiseRnO R NO ,V5.4=+V V ON Vro CN I,V5.3+= MOC Am1= 523 30 6 W lluF5 7 hctaMecnatsiseR-nO slennahCneewteB )4( DR NO V ON Vro CN ,V3+= I MOC =V 5=+V,Am1 528 .02 lluF4 ssentalFecnatsiseR-nO )5( R )NO(TALF ,V5=+V I MOC V,Am1= ON Vro CN ,V3,V2,V1= 522 6 lluF8 egakaeLffOCNroON tnerruC )6( I )FFO(ON ro I )FFO(CN V,V5.5=+V MOC ,V1= V ON Vro CN V5.4= 521 .01 0.01 .0 An lluF5 5 tnerruCegakaeLffOMOC )6( I )FFO(MOC ,V5.5=+V V MOC V,V5.4= ON Vro CN V1= 521 .01 0.01 .0 lluF 5 5 tnerruCegakaeLnOMOC (6) I )NO(MOC V,V5.5=+V MOC ,V5= V ON Vro CN V5= 52 2 .04 0.02 .0 lluF0 10 1 tupnIcigoL tupnIhtiwtnerruCtupnI mA tupnIhtiwtnerruCtupnI egatloVtupnIhgiHcigoLV HNI 4.2 V egatloVtupnIwoLcigoLV LNI 8.0
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012
3 PS8187A 06/29/99
Precision, Single Supply SPST Analog Switches retemaraPl obmySs noitidnoC) C°(.pmeTn iM )1( pyT )2( xaM )1( stinU cimanyD emiTnO-nruTt NO V ON roV CN 2erugiF,V3= 525 80 51 sn lluF0 42 emiTffO-nruTt FFO 525 20 01 lluF0 51 ekaM-erofeB-kaerB yaleDemiT )3( tD R,ylno303SP L 003= W C, L 3.giF,Fp53= noitcejnIegrahC )3( QC L ,Fn1=V NEG R,V0= NEG 0= W 4.giF,1 5 C p noitalosIffO )7( RRIOR L 05= W C, L 5.giF,zHM1=f,Fp5=2 7 Bd klatssorCX KLAT RL 05= W C, L 6.giF,zHM1=f,Fp5=5 8 ffOONroCN ecnaticapaC C )FFO( 7erugiF,zHM1=f FpecnaticapaCffOMOC C )FFO(MOC ecnaticapaCnOMOC C )NO(MOC 8erugiF,zHM1=f2 2 ylppuS egnaRylppuS-rewoP+ V lluF 7.26 1V tnerruCylppuSevitisoP+ I V,V5.5=+V NI ,+VroV0= fforonoslennahclla 11 mA Electrical Specifications - Single +5V Supply (continued) (V + = 5V ±10%, GND = 0V, VINH =2.4V, VINL = 0.8V) Notes: 1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet. 2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing. 3. Guaranteed by design 4. DR ON = R ON max. - R ON min. 5. Flatness is defined as the difference between the maximum and minimum value of on-resistance measured. 6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25ºC. 7. Off Isolation = 20log 10 [VCOM / (VNC or VNO )]. See Figure 5.
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012
4 PS8187A 06/29/99
Precision, Single Supply SPST Analog Switches Electrical Specifications - Single +12V Supply (V+ = 12V ±10%, GND = 0V, VINH = 5V, VINL = 0) retemaraPl obmySs noitidnoC) C°(pmeTn iM )1( pyT )2( xaM )1( stinU hctiwSgolanA SgolanAl angie gnaR )3( V GOLANA 0+ VV ecnatsiseR-nOR NO ,V21=+V I MOC V,Am1= ON Vro CN V6= 524 15 3 W lluF5 4 cimanyD emiTnO-nruT )3( t NO V ON roV CN 2erugiF,V6= 525 80 51 sn lluF0 42 emiTffO-nruT )3( t FFO 525 20 01 lluF0 51 emiTekaM-erofeB-kaerB yaleD )3( tD ylno303SP5 22 5 noitcejnIegrahC )3( Q CL V,Fn1= NEG ,V6= R NEG = 0W 4erugiF, 52C p ylppuS tnerruCylppuSevitisoP+ I V,V2.31=+V NI ,+VroV0= fforonoslennahclla lluF1 1 0.01 mA Electrical Specifications - Single +3.3V Supply (V+ = 3.3V ±10%, GND = 0V, VINH = 2.4V, VINL = 0.8V) retemaraPl obmySs noitidnoC) C°(pmeTn iM )1( pyT )2( xaM )1( stinU hctiwSgolanA SgolanAl angie gnaR )3( V GOLANA 0+ VV ecnatsiseR-nOR NO I,V3=+V MOC ,Am1= V ON Vro CN V5.1= 523 85 71 W lluF2 5 7 cimanyD emiTnO-nruT )3( t NO VNO roV NC 2erugiF,V5.1= 520 610 04 sn lluF0 05 emiTffO-nruT )3( t FFO 520 45 21 lluF5 71 emiTekaM-erofeB-kaerB yaleD )3( tD ylno303SP5 22 5 noitcejnIegrahC )3( Q CL V,Fn1= NEG ,V0= R NEG = 0W 4erugiF, 521 5 C p ylppuS tnerruCylppuSevitisoP+ I =+V3 . 6 V ,V NI ,+VroV0= fforonoslennahclla lluF1 1 0.01 mA
5 PS8187A 06/29/99
Figure 2. Switching Time Figure 3. Break-Before-Make Interval (PS303 only) Figure 4. Charge Injection INCLUDES FIXTURE AND STRAY CAPACITANCE.
6 PS8187A 06/29/99
Figure 5. Off Isolation Figure 7. Channel-Off Capacitance Figure 6. Crosstalk Figure 8. Channel-On Capacitance
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012
7 PS8187A 06/29/99
Precision, Single Supply SPST Analog Switches Overvoltage Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, and then logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected. Applications Information Figure 1. Overvoltage protection is accomplished by using two external blocking diodes or two current limiting resistors. than +5V, the logic threshold level will vary.
Ordering Information
traPe gnaR.pmeTe gakcaP 3SP1 0A PCC ”07+otC”0P IDcitsalP8 3SP1 0A SCC ”07+otC”0O SworraN8 3SP1 0C U A C ”07+otC”0P OSM8 3SP1 0A PEC ”58+otC”04P IDcitsalP8 3SP1 0A SEC ”58+otC”04O SworraN8 3SP2 0A PCC ”07+otC”0P IDcitsalP8 3SP2 0A SCC ”07+otC”0O SworraN8 3SP2 0C U A C ”07+otC”0P OSM8 traPe gnaR.pmeTe gakcaP APE203SP C”58+otC”04 PIDcitsalP8 ASE203SP C”58+otC”04 OSworraN8 APC303SPC ”07+otC”0P IDcitsalP8 ASC303SPC ”07+otC”0O SworraN8 AUC303SPC ”07+otC”0P OSM8 03SP 3 APE C”58+otC”04 PIDcitsalP8 ASE303SP C”58+otC”04 OSworraN8 Pericom Semiconductor Corporation 2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com