PL0301 PICSEMI | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
FEATURES
Guaranteed 300mA output High output initial voltage accuracy: ±1% Ultra low output noise: 138µVRMS Low ground current: 105µA Very low dropout: 160mV @300mA Zero shutdown supply current TTL-logic-controlled enable input Thermal and current limit protections Low ESR capacitor compatibility to achieve Ultra low droop load transient response Ultra fast line transient response Low profile 5-lead SOT25 and 3-lead SOT23 package and 3.3V
APPLICATIONS
Cellular and cordless phones Wireless LAN cards Palmtop computers Personal communication equipment Pen drives Bluetooth devices
DESCRIPTION
The PL0301 is a CMOS low dropout linear regulator with ultra-low-noise output, very low dropout voltage and very low ground current. The PL0301 operates from a 2.5V to 5.5V input voltage range and delivers up to 300mA, with low dropout of 160 mV at 300mA. The other features of PL0301 include short-circuit protection and thermal- shutdown protection. The PL0301 is designed especially for battery- powered portable devices . Its low noise feature makes PL0301 ideal for noise-sensitive personal communication applications. Other key application areas for PL0301 also include palmtop computers, PCMCIA cards and WLAN cards. The PL0301 is available in small 5-lead SOT25 package and 3-lead SOT23 with fixed output voltage versions. TYPICAL APPLICATION CIRCUIT 300mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator PL0301
Pin NO. Name SOT-25 SOT-23 Type Function IN 1 3 Supply Supply voltage. 2.5V ~ 5.5V. GND 2 1 Ground Ground pin EN 3 Logic input Enable/Shutdown. CMOS compatible input. Logic ‘H’ : enable, logic ‘L’ : shutdown. BYP 4 Bypass Reference voltage bypass pin. Connect 0.01uF ≦ CBYP ≦ 0.1uF to GND to reduce output noise. May be left open. OUT 5 2 Analog output Regulator Output.
ORDERING INFORMATION
Part Number Output Voltage Marking Package PL0301 – 15VZ 1.5 DBAMW SOT-23 PL0301 – 15UZ 1.5 DBBMW SOT-25 PL0301 – 18VZ 1.8 DBCMW SOT-23 PL0301 – 18UZ 1.8 DBDMW SOT-25 PL0301 – 25VZ 2.5 DBEMW SOT-23 PL0301 – 25UZ 2.5 DBFMW SOT-25 PL0301 – 27VZ 2.7 DBGMW SOT-23 PL0301 – 27UZ 2.7 DBHMW SOT-25 PL0301 – 28VZ 2.8 DBIMW SOT-23 PL0301 – 30VZ 3.0 DBKMW SOT-23 PL0301 – 30UZ 3.0 DBLMW SOT-25 PL0301 – 33VZ 3.3 DBMMW SOT-23 PL0301 – 33UZ 3.3 DBNMW SOT-25 Note 1: Contact the factory for other output voltages that are not in the above table July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
Symbol Parameter Value Unit VIN DC Supply Voltage at Pin 1 -0.3 to +6.0 V VEN Enable Input Voltage at Pin 2 -0.3 to +6.0 V PBDB Continuous Power Dissipation Internally limited W TSTG Storage Temperature Range -65 to +150 ℃ RθJA Thermal Resistance, Junction-To-Air 235 ℃/W TJ,MAX Operating Junction Temperature -40 to +125 ℃ TBLB Lead Temperature (Soldering, 5sec) 260 PL0301 ESD ESD Capability, HBM model 2 kV RECOMMENDED OPERATING CONDITIONS Symbol Parameter Value Unit VIN DC Supply Voltage at Pin 1 +2.5 to 5.5 V VEN Enable Input Voltage at Pin 2 0 to VIN V ℃ TB Operating Ambient Temperature -40 to +85 AB July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
ELECTRICAL CHARACTERISTICS
(VIN=VOUT(NOMINAL)+1V or 2.5V (whichever is greater), VEN=VIN, CIN=COUT=1µF, IO=1mA, TA=25°C, unless otherwise specified) Symbol Parameter Test Conditions Min. Typ. Max. Unit VIN Supply Voltage 2.5 5.5 V ΔVOUT Output Voltage Accuracy IO = 1mA -1.0 1.0 % ΔVLOAD Load Regulation IO=1mA to 300mA 0.4 0.5 % Line Regulation dVOUT/( dVIN*VOUT(NOMINAL) )*100% VIN =VOUT(NOMINAL) +0.1V (or 2.5V, whichever is greater) to 5.5V, IO=1mA ΔVline 0.015 0.05 %/V July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved. ILOAD = 300mA 160 220 mV VDP Dropout Voltage (Note 1) ILOAD = 100mA 56 100 mV IB Maximum Output Current Continuous 300 mA RMSOB ILIM Current Limit/Output Current VIN-VOUT =1.3V 420 680 mA IB Standby Current VEN = 0V 0.5 µA QB IB Ground pin current ILOAD =1mA 105 µA GB f = 100Hz, Cout= 1µF, 62 dB PSRR CBYP =10nF Ripple Rejection, IOUT = 50mA, 60 dB f = 10KHz, Cout= 1µF, PSRR CBYP =10nF COUT = 1µF, CBYP = 10nF, F = 10Hz to 100K Hz 138 µVRMSeNO Output voltage noise (Vp-p/2/√2) Thermal Shutdown Temperature 165 °C Thermal Shutdown Hysteresis 20 °C VIH Logic Input High Voltage (EN) 1.2 V VIL Logic Input Low Voltage (EN\\) 0.4 V IEN Logic Input Current (SHDN\\) -1 1 µA Shutdown exit delay VEN= 0 to 5.5V, CBYP=10nF 135 µs COUT=1uF Shutdown discharge resistance 400 Ω
TYPICAL OPERATING CHARACTERSTICS (All specifications are at TA = 25°C , unless otherwise specified) July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
TYPICAL OPERATING CHARACTERISTICS (continued) (All specifications are at TA = 25°C , unless otherwise specified) July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
Enable Input The PL0301 are ultra-low-no ise, low-dropout, low- quiescent current linear regulators designed for space-restricted applicat ions. These devices can supply loads up to 300mA. As shown in the Block Diagram, the PL0301 consists of a highly accurate band gap core, noise bypass circuit, error amplifier, P-channel pass transistor and an internal feedback voltage divider. The 1.0V band gap reference is connected to the error amplifier’s inverting input. The error amplifier compares this reference with the feedback voltage and amplifies the difference. If the feedback voltage is lower than the reference voltage, the pass transistor gate is pulled low. This allows more current to pass to the output and increases the output voltage. If the feedback voltage is too high, the pass transistor gate is pulled high, allowing less current to pass to the output. The output voltage is feedback through an internal resistor voltage divider connected to the OUT pin. An external bypass capacitor connected to BYP reduces noise at the output. Additional blocks include a current limiter, over temperature protection, and shutdown logic. The PL0301 features an active-high Enable input (EN) pin that allows on/off control of the regulator. The PL0301 bias current reduces to less than microampere of leakage current when it is shutdown. The Enable input is TTL/CMOS compatible threshold for simple logic interfacing. When EN is ‘H,’ the output voltage startup rising time is 135us typically at 300mA output current. Connect EN pin to IN pin for normal operation. Under Voltage Lockout When the input supply goes too low (below 2.0V) the PL0301 produces an internal UVLO (under voltage lockout) signal that generates a fault signal and shuts down the chip. This mechanism protects the chip from producing false logic due to low input supply. Quick Charging Mode The PL0301 has a quick charge block to get the reference up very quickly by charging the BYP capacitor with very high current when the chip comes out of shut down. This quick charge block stops charging the BYP capacitor when the reference reaches 95% of its nominal value and then the chip switches out of quick charging mode to normal operating mode. Internal P-Channel Pass Transistor The PL0301 feature a 1Ω (typ) P-channel MOSFET pass transistor. This provides several advantages over similar designs using a PNP pass transistor, including longer battery life. The P-channel MOSFET requires no base drive, which considerably reduces quiescent current. PNP-based regulators waste considerable current in dropout when the pass transistor saturates. They also use high base-drive current under heavy loads. The PL0301 does not suffer from these problems and consume only 90μA of quiescent current in light load and 220 μA in dropout condition. Over Temperature Protection Over temperature protection limits total power dissipation in the PL0301. When the junction temperature exceeds T j= +165 °C, the thermal sensor signals the shutdown logic and turns off the pass transistor. The thermal sensor turns the pass transistor on again after the IC’s junction temperature drops by 20 °C, resulting in a pulsed output during continuous thermal-overload conditions. Current Limit The PL0301 includes a current limiter. It monitors the output current and controls the pass transistor’s gate voltage to limit the output current under 676mA (typ). The output can be shorted to ground for an indefinite amount of time without damaging the part. Thermal-Overload protection is design to protect the PL0301 in the event of a fault condition. For continual operation, do not exceed the absolute maximum junction temperature rating of Tj = +150°C. July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
APPLICATION INFORMATION Capacitor Selection and Regulator Stability Operating Region and Power Dissipation Use a 1μF capacitor on the PL0301 input and a 1 μF capacitor on the output. Large input capacitor values and lower ESRs provide better noise rejection and line-transient response. The PL0301 maximum power dissipation depends on 1) the thermal resistance of the case and circuit board, 2) the temperature difference between the die junction and ambient, and 3) the rate of airflow. The power dissipation across the device is: Reduce output noise and improve load-transient response, stability, and power-supply rejection by using large output capacitors. Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature. With dielectrics such as Z5U and Y5V, it may be necessary to use a 1μF or larger output capacitor to ensure stability at temperatures below -10 °C . W i t h X 7 R o r X 5 R dielectrics, 1 μF is sufficient at all operating temperatures. A graph of the region of stable Cout ESR vs. load current is shown in the Typical Characteristics. P = Iout ( Vin – Vout ) The maximum power dissipation is: Pmax = (Tj – Ta) / (θ jc + θca) Where (Tj – Ta) is the temperature difference between the PL0301 die junction and the ambient air; θjc is the thermal resistance of the package; and θca is the thermal resistance through the PC board, copper traces, and other materials to the surrounding air. Use a 0.01 μF bypass capacitor at BYP for low- output voltage noise. The leakage current going into the BYP pin should be less than 10nA. The GND pin of the PL0301 performs the dual function of providing an electrical connection to ground and channeling heat away. Connect the GND pin to ground using a large pad or ground plane. Noise, PSRR, and Transient Response The PL0301 are designed to deliver ultra-low noise and high PSRR, as well as low dropout and low quiescent currents in battery-powered systems. The PL0301 PSRR is 62dB at 100Hz and 60dB at 10kHz (see the Power-Supply Rejection Ratio vs. Frequency graph in the Typical Characteristic). Noise Reduction For the PL0301, an external 0.01 μF bypass capacitor between BYP and GND with innovative noise bypass scheme re duces output noises dramatically, exhibiting 138μVrms of output voltage noise with Cbyp = 0.01μF and Cout = 1μF. When operating from sources other than batteries, improved supply-noise rejection and transient response can be achieved by increasing the values of the input and output bypass capacitors, and through passive filtering techniques. The Typical Characteristics show the PL0301 line and load transient responses. Dropout Voltage A regulator’s minimum dropout voltage determines the lowest usable supply voltage. In battery- powered systems, this determines the useful end- of-life battery voltage. Because the PL0301 use a P- channel MOSFET pass transistor, their dropout voltage is a function of drain-to-source on resistance (RDS (on)) multiplied by the load current (see the Typical Characteristics). July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
PACKAGE INFORMATION
5-PIN SOT-252 OUTLINE DIMENSION 1 3 E e D b A θ θ R L θ Detail A Detail A c Dimension A 1.45 0.057 A1 0.15 0.006 b 0.30 0.50 0.011 0.020 c 0.08 0.22 0.003 0.009 D 2.90 0.114 E 2.80 0.110 E1 1.60 0.063 e 0.95 0.037 e1 1.90 0.075 L1 0.60 0.024 L2 0.25 0.010 R 0.10 0.004 R1 0.10 0.25 0.004 0.010 July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
c D E A θ e b θ L2R Detail A L Detail A A 1.45 0.057 A1 0.15 0.006 b 0.30 0.50 0.011 0.020 c 0.08 0.22 0.003 0.009 D 2.90 0.114 E 2.80 0.110 E1 1.60 0.063 e 0.95 0.037 e1 1.90 0.075 L1 0.60 0.024 L2 0.25 0.010 R 0.10 0.004 R1 0.10 0.25 0.004 0.010 July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.
Power IC’s products are NOT designed to be used as co mponents in devices intended to support or sustain human life. The use of Power IC’s products in components intended for surgical implants into the body or other applications, in which failure of Power IC’s products co uld create a situation where personal death or injury may occur, is NOT authorized without the express wri tten approval of Power IC’s Chief Executive Officer. Power IC will NOT be held liable for any damages or claims resulting from the use of its products in medical applications. MILITARY Power IC’s products are NOT designed for use in milit ary applications. The use of Power IC’s products in military applications is NOT authorized without the ex press written approval of Power IC’s Chief Executive Officer. Power IC will NOT be held liable for any damages or claims resulting from the use of its products in military applications. RIGHT TO MAKE CHANGES Power IC reserves the right to change this document and/or this product without notice. Customers are advised to consult their Power IC sales representative before ordering. July 2007 www.picsemi.com © 2007 Power IC. All Rights Reserved.