PI6C2308A PERICOM | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

1 PS8385B 08/03/00

  • 10 MHz to 140 MHz operating range
  • Zero input-output propagation delay, adjustable by capacitive load on FBK input
  • Multiple configurations, see “Available PI6C2308A Configurations” table
  • Input to output delay, less than 150ps
  • Multiple low skew outputs - Output-output skew less than 200ps - Device-device skew less than 500ps - Two banks of four outputs, Hi-Z by two select inputs
  • Low Jitter, less than 200ps
  • 3.3V operation
  • Available in industrial &commercial temperatures
  • Packages: - Space-saving 16-pin, 150-mil SOIC (W) - 16-pin TSSOP (L) Functional Description Providing two banks of four outputs, the PI6C2308A is a 3.3V zero- delay buffer designed to distribute clock signals in applications including PC, workstation, datacom, telecom, and high-performance systems. Each bank of four outputs can be controlled by the select inputs as shown in the Select Input Decoding Table. The PI6C2308A provides 8 copies of a clock signal that has 150ps phase error compared to a reference clock. The skew between the output clock signals for PI6C2308A is less than 200ps. When there are no rising edges on the REF input, the PI6C2308A enters a power down state. In this mode, the PLL is off and all outputs are Hi-Z. This results in less than 12µA of current draw. The Select Input Decoding table shows additional examples when the PLL shuts down. The PI6C2308A configuration table shows all available devices. The base part, PI6C2308A-1, provides output clocks in sync with a reference clock. With faster rise and fall times, the PI6C2308A-1H is the high-drive version of the PI6C2308A-1. Depending on which output drives the feedback pin, PI6C2308A-2 provides 2X and 1X clock signals on each output bank. The PI6C2308A-3 allows the user to obtain 4X and 2X frequencies on the outputs. The PI6C2308A-4 provides 2X clock signals on all outputs. PI6C2308A (-1, -2, -3, -4) allows bank B to be Hi-Z when all output clocks are not required.The PI6C2308A-6 allows bank B to switch from Reference clock to half of the frequency of Reference clock using the control inputs S1 and S2 if Bank A is connected to feedback FBK. In addition, using the control inputs S1 and S2, the PI6C2308A-6 allows bank A to switch from Reference clock to 2X the frequency of Reference clock if Bank B is connected to feedback FBK. For testing purposes, the select inputs connect the input clock directly to outputs. Block Diagrams Pin Configuration PI6C2308A (-1, -1H, -2, -3, -4, -6) 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 3.3V Zero-Delay Buffer PI6C2308A VDD 4 GND 5 CLKA2 CLKB2 7 S18 CLKB1 FBK CLKA3 VDD CLKB4 CLKB3 REF CLKA1 GND CLKA4 16-Pin W, L PLL MUXREF Select Input Decoding FBK CLKA1 CLKA2 CLKA3 CLKA4 CLKB2 CLKB3 CLKB4 CLKB1 PI6C2308A-6 MUX PLL MUX Extra Divider (-3, -4) Extra Divider (-2,-3) REF Select Input Decoding FBK CLKA1 CLKA2 CLKA3 CLKA4 CLKB2 CLKB3 CLKB4 CLKB1

2 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer 2S1 S] 4-1[AKLC] 4-1[BKLCe cruoStuptuOn wodtuhSLLP

00 Z -iHZ -iHL LPY

10 n evirDn evirDe cnerefeRY 11 n evirDn evirDL LPN Select Input Decoding for PI6C2308A (-1, -1H, -2, -3, -4) eciveDm orFkcabdeeFy cneuqerFAknaBy cneuqerFBknaB 1-A8032C6IPB knaBroAknaBe cnerefeRe cnerefeR H1-A8032C6IPB knaBroAknaBe cnerefeRe cnerefeR 2-A8032C6IPA knaBe cnerefeR2 /ecnerefeR 2-A8032C6IPB knaBe cnerefeRX2e cnerefeR 3-A8032C6IPA knaBe cnerefeRX2e cnerefeR 3-A8032C6IPB knaBe cnerefeRX4e cnerefeRX2 4-A8032C6IPB knaBroAknaBe cnerefeRX2e cnerefeRX2 6-A8032C6IPA knaBe cnerefeR2 /ecnerefeRroecnerefeR 6-A8032C6IPB knaBe cnerefeRX2roecnerefeRe cnerefeR Available PI6C2308A Configurations 2S1 S] 4-1[AKLC] 4-1[BKLCe cruoStuptuOn wodtuhSLLP 01 e cnerefeR=nevirD =nevirD 2/ecnerefeR ecnerefeRY

10 L LP=nevirDL LP=nevirDL LPN

11 L LP=nevirD2 /LLP=nevirDL LPN

Select Input Decoding for PI6C2308A-6

3 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer 600 800 400 200 -200 -400 -600 -800 -900 -1000 -25 -20 -15 -10 -5 0 5 10 15 20 25 Output Load Difference: FBK Load - CLKA/CLKB Load (pF) REF - Input to CLKA/CLKB Delay (ps) PI6C2308A-1H To close the feedback loop of the PI6C2308A, the FBK pin can be driven from any of the 8 available output pins. The output driving the FBK pin will be driving a total load of 7pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay. This is shown in the graph above. Zero Delay and Skew Control REF. Input to CLKA/CLKB Delay vs. Difference in Loading between FBK pin and CLKA/CLKB pins Maximum Ratings Static Discharge Voltage retemaraPn oitpircseD. niM. xaMs tinU V DD egatloVylppuS0 .36 .3V TA )tneibmA(erutarepmeTgnitarepO0 0 7C ” Cl ecnaticapaCdaoL  03 Fp C ni ecnaticapaCtupnI  7 Operating Conditions (over the operating range, TA = 0”C to +70°C, VCC = 3.3V –0.3V) For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs.

4 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer Electrical Characteristics for Commercial Temperature Device retemaraPn oitpircseDs noitidnoCtseT. niM. xaMs tinU V LI egatloVWOLtupnI )4(  8.0 V V HI egatloVHGIHtupnI )4(  0.2  I LI tnerruCWOLtupnIV NI =V0  0.05 µA I HI tnerruCHGIHtupnIV NI =V DD  0.002 V LO egatloVWOLtuptuO )5( I LO Am8= I LO )H1-(Am21=  4.0 V V HO egatloVHGIHtuptuO )5( I HO Am8–= I HO )H1-(Am21–= 4.2  I DD )edomDP(t nerruCylppuSnwoDrewoPz HM0=FER  0.21 µA I DD tnerruCylppuS ,zHM66.66,stuptuodedaolnU VtastupnitceleS DD DNGro  93 Am I DD tnerruCylppuS ,zHM001,stuptuodedaolnU VtastupnitceleS DD DNGro  45 niPl angiSn oitpircseD 1F ER )1( tupnikcolcmurtcepsdaerpsswolla,tupnitnareloTV5,ycneuqerfecnerefertupnI

21 AKLC )2( AknaB,tuptuokcolC

32 AKLC )2( AknaB,tuptuokcolC

4V DD ylppusV3.3 5D NGd nuorG

61 BKLC )2( BknaB,tuptuokcolC

72 BKLC )2( BknaB,tuptuokcolC

82 S )3( 2tib,tupnitceleS

91 S )3( 1tib,tupnitceleS

013 BKLC )2( BknaB,tuptuokcolC

114 BKLC )2( BknaB,tuptuokcolC

31V DD ylppus,V3.3

413 AKLC )2( AknaB,tuptuokcolC

514 AKLC )2( AknaB,tuptuokcolC

5 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer Notes: 1. Weak pull-down. 2. Weak pull-down on all outputs. 3. Weak pull-ups on these inputs. 4. REF and FBK inputs have a threshhold voltage of V DD/2. 5. Parameter is guaranteed by design and characterization. Not 100% tested in production. 6. For definition of t 1-8, see Switching Waveforms on page 6 sretemaraPe maNs noitidnoCtseT. niM. pyT. xaMs tinU F KLC ycneuqerFtuptuOd aolFp03otFp510 10 41z HM elcyCytuD )5( t= 2 ÷ t1 VtaderusaeM DD 2/5 40 55 5 %elcyCytuD )5( t= 2 ÷ t1 )H1-( ,V4.1taderusaeM F TUO ≤ zHM54 540 55 5 t=elcyCytuD 2 ÷ t1 )6-,4-,3-,2-,1-(V 4.1taderusaeM0 40 50 6 t3 emiTesiR )5( Fp03@ neewtebderusaeM V0.2dnaV8.0 2.2 sn t3 emiTesiR )5( Fp51@ 5.1 t3 emiTesiR )5( )H1-(Fp03@ 5.1 t4 emiTllaF )5( Fp03@ 2.2 t4 emiTllaF )5( Fp51@ 5.1 t4 emiTllaF )5( )H1-(Fp03@ 52.1 wekStuptuOottuptuO )5( knabemas V,dedaolyllauqestuptuollA DD 2/0 02 sp wekStuptuOottuptuO )5( )6–,3–,2–(knabtnereffid V,dedaolyllauqestuptuollA DD 2/0 04 otegdEgnisiRFER,yaleD egdEgnisiRKBF )5( VtaderusaeM DD 2/0 0 51– t7 wekSeciveDoteciveD )5( VtaderusaeM DD ehtno2/ secivedfosnipKBF 00 05 t8 etaRwelStuptuO )5( V0.2dnaV8.0neewtebderusaeM gnisuecivedH1-no 2#tiucriCtseT 1s n/V tJ rettiJelcyCotelcyC )5( ,zHM76.66taderusaeM stuptuodedaol 002s p t KCOL emiTkcoLLLP )5( skcolcdilav,ylppusrewopelbatS snipKBFdnaFERnodetneserp 0.1s m Switching Characteristics(5,6) for Commercial Temperature Device

6 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer retemaraPn oitpircseD. niM. xaMs tinU V DD egatloVylppuS0 .36 .3V TA )erutarepmeTtneibmA(erutarepmeTgnitarepO0 4–5 8C ” CL zHM001woleb,ecnaticapaCdaoL 03 FpzHM331otzHM001morf,ecnaticapaCdaoL 51 C NI ecnaticapaCtupnI 7 Operating Conditions for Industrial Temperature Devices retemaraPn oitpircseDs noitidnoCtseT. niM. xaMs tinU V LI egatloVWOLtupnI 8.0 V V HI egatloVHGIHtupnI0 .2 I LI tnerruCWOLtupnIV NI V0=0 .05 µA I HI tnerruCHGIHtupnIV NI V= DD 0.001 V LO egatloVWOLtuptuO )4( I LO )4–,3–,2–,1–(Am8= I LO )5–,H1–(Am21= 4.0 V V HO egatloVHGIHtuptuO )4( I HO )4–,3–,2–,1–(Am8–= I HO )5–,H1–(Am21–= 4.2 I DD )edomDP(t nerruCylppuSnwoDrewoPz HM0=FER0 .52 µA I DD tnerruCylppuS ,zHM001,stuptuodedaolnU VtastupnitceleS DD DNGro 0.54 Am )H1–(0.07 ,zHM66,stuptuodedaolnU H1–tpecxe,FER 0.53 ,zHM33,stuptuodedaolnU H1–tpecxe,FER 0.02 Electrical Characteristics for Industrial Temperature Devices

7 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer retemaraPe maNs noitidnoCtseT. niM. pyT. xaMs tinU t1 ycneuqerFtuptuO secivedllA,daolFp03 001 zHM,daolFp02, 5–,H1–s ecived0 41 ,daolFp514 –,3–,2–,1–s ecived0 41 elcyCytuD )4( t= 2 t÷ 1 )4–,3–,2–,1–( F,V4.1taderusaeM TUO daolFp-03zHM66.66< 0.04 0.05 0.06 F,V4.1taderusaeM TUO daolFp-51zHM001< F,V4.1taderusaeM TUO daolFp-51zHM331<0 .53 0.55elcyCytuD )4( t= 2 t÷ 1 )5–,H1–( F,V4.1taderusaeM TUO zHM54< 0.04 F,V4.1taderusaeM TUO daolFp-51zHM66.66< elcyCytuD )4( t= 2 t÷ 1 )5–,H1–(F ,V4.1taderusaeM TUO zHM54<0 .54 emiTesiR )4( )4–,3–,2–,1–(d aolFp-03,V0.2dnaV8.0neewtebderusaeM 2.2 sn emiTesiR )4( )4–,3–,2–,1–(d aolFp-51,V0.2dnaV8.0neewtebderusaeM 05.1 emiTesiR )4( )5–,H1–(d aolFp-03,V0.2dnaV8.0neewtebderusaeM 05.1 emiTllaF )4( )4–,3–,2–,1–(d aolFp-03,V0.2dnaV8.0neewtebderusaeM 05.2 emiTllaF )4( )4–,3–,2–,1–(d aolFp-51,V0.2dnaV8.0neewtebderusaeM 05.1 emiTllaF )4( )5–,H1–(d aolFp-03,V0.2dnaV8.0neewtebderusaeM 52.1 emasnowekStuptuOottuptuO dedaolyllauqestuptuollA 002 sp )5–,H1–(wekStuptuOottuptuO BknaBtuptuOotAknaBtuptuO )5–,4–,1–(wekS BknaBtuptuOotAknaBtuptuO )3–,2–(wekS 004 KBFotegdEgnisiRFER,yaleD egdEgnisiR )4( VtaderusaeM DD 2/0 0 51– t7 wekSeciveDoteciveD )4( VtaderusaeM DD secivedfosnipKBFehtno,zHM2/0 05 t8 etaRwelStuptuO )4( noV0.2&V8.0xwtderusaeM .2#tiucriCtseTgnisuecived5–,H1 1s n/V tJ rettiJelcyCotelcyC )4( , )4–,5–,H1–,1–( daoLFp03,stuptuodedaol,zHM76.66taderusaeM 002 sprettiJelcyCotelcyC )4( )3–,2–(,d aoLFp51,stuptuodedaol,zHM76.66taderusaeM 001 rettiJelcyCotelcyC )4( )3–,2–(,s tuptuodedaol,zHM76.66taderusaeM 004 t KCOL emiTkcoLLLP )4( snipKBFdnaFERnodetneserpskcolcdilav,ylppusrewopelbatS 0.1s m Switching Characteristics for Industrial Temperature Devices(5) Notes: 1. Weak pull-down. 2. Weak pull-down on all outputs. 3. Weak pull-ups on these inputs. 4. REF and FBK inputs have a threshhold voltage of V DD/2. 5. Parameter is guaranteed by design and characterization. Not 100% tested in production. 6. For definition of t 1-8, see Switching Waveforms on page 6

8 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer VDD C LOAD VDD GND GND CLK outOUTPUTS 0.1/K6DF 0.1/K6DF Test Circuit for all parameters except t8 VDD 10pF VDD GND GND CLK outOUTPUTS 0.1/K6DF 0.1/K6DF Test Circuit for t8 ,Output slew rate on -1H device 1k/K57 1k/K57 Switching Waveforms Test Circuit #2Test Circuit #1 1.4V 1.4V 1.4V t4t3 0.8V 2.0V 0.8V 2.0V OUTPUT 3.3V 1.4V OUTPUT 1.4VOUTPUT VDD /2 INPUT VDD /2FBK VDD /2 FBK Device 1 VDD /2FBK Device 2 Duty Cycle Timing All Outputs Rise/Fall Time Output-Output Skew Input-Output Propagation Delay Device-Device Skew

9 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer Package Diagrams 16-Pin SOIC (W) Note: Controlling dimensions in millimeters. Ref: JEDEC MS - 012 AC 16-Pin TSSOP (L) SEATING PLANE .050 BSC 0-8˚ .149 .157 X.XX X.XX DENOTES DIMENSIONS IN MILLIMETERS 3.78 3.99 .386 .393 9.80 10.00 1.27 .053 .068 1.35 1.75 .2284 .2440 5.80 6.20 .0040 .0098 0.10 0.25 .013 .020 .0155 .0260 0.330 0.508 0.393 0.660 .0075 .0098 0.25 0.50 .0099 .0196 x 45˚ 0.19 0.25 .016 .050 0.41 1.27 REF .193 .201 .047 max. .002 .006 SEATING PLANE .0256 BSC .018 .030 .004 .008 .252 BSC .169 .177 X.XX X.XX DENOTES CONTROLLING DIMENSIONS IN MILLIMETERS 0.05 0.15 6.4 0.45 0.75 0.09 0.20 4.3 4.5 1.20 4.9 5.1 0.65 0.19 0.30 .007 .012

10 PS8385B 08/03/00

1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901 2123456789012 PI6C2308A 3.3V Zero Delay Buffer Pericom Semiconductor Corporation 2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com edoCgniredrOe maNegakcaPe pyTegakcaPe gnaRgnitarepO W1-A8032C6IP 61WC IOSlim-051nip-61 laicremmoC WH1-A8032C6IP W2-A8032C6IP W3-A8032C6IP W4-A8032C6IP W6-A8032C6IP L1-A8032C6IP 61LP OSSTnip-61 LH1-A8032C6IP -A8032C6IPL 2 A8032C6IPL 3 A8032C6IP4 L -A8032C6IP6 L Ordering Information (Commercial Temperature Device) edoCgniredrOe maNegakcaPe pyTegakcaPe gnaRgnitarepO IW1-A8032C6IP 61WC IOSlim-051nip-61 lairtsudnI IWH1-A8032C6IP IW2-A8032C6IP IW3-A8032C6IP IW4-A8032C6IP IW6-A8032C6IP IL1-A8032C6IP 61LP OSSTnip-61 ILH1-A8032C6IP A8032C6IPI L2- -A8032C6IPI L3 -A8032C6IPI L4 -A8032C6IPI L6I Ordering Information (Industria l Temperature Device)