DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 12
Technical content
Features
ÎÎ 4-lane, 1:2 mux/demux that will support RBR, HBR1, or HBR2 ÎÎ 1-channel 1:2 mux/demux for DP_HPD signal ÎÎ 1-differential channel 1:2 mux/demux for DP_Aux signal with support up to 720Mbps ÎÎ -1.6dB Insertion Loss for Dx channels @ 2.7 GHz (TQFN) ÎÎ -3dB Bandwidth for Dx channels: 4.6GHz (TQFN) ÎÎ Return loss for Dx channels @ 2.7GHz: -16dB (TQFN) ÎÎ Low Bit-to-Bit Skew , 5ps typ (between '+' and '-' bits) ÎÎ Low Crosstalk for high speed channels: -28dB@5.4 Gbps ÎÎ Low Off Isolation for high speed channels: -22dB@5.4 Gbps ÎÎ VDD Operating Range: 3.3V +/-10% ÎÎ ESD Tolerance: 2kV HBM ÎÎ Low channel-to-channel skew, 35ps max ÎÎ Packaging (Pb-free & Green): à 42 TQFN (ZHE) à 48 BGA (NEE)
Description
Pericom Semiconductor’s PI3VDP12412 mux/demux is targeted for next generation digital video signals. This device can be used to connect a DisplayPort™ Source to two Independent Display Port Sinks or to connect two DisplayPort sources to a single DP display. PI3VDP12412 supports DisplayPort 1.2 which requires a data rate of 5.4 Gbps. PI3VDP12412 offers excellent signal integrity at this high data rate with very low insertion loss, good return loss, and very small crosstalk. PI3VDP12412 is available in two package types, a 5 mm x 5 mm 48 BGA and a 3.5 mm x 9 mm 42 TQFN. The BGA consumes less board space. The TQFN achieves slightly better signal integrity. Application Routing of DisplayPort signals with low signal attenuation be - tween source and sink. Block Diagram PI3VDP12412 4-Lane DisplayPort™ Rev 1.2 Compliant Switch D0+ D1+ D2+ D2- D3+ D3- AUX+ AUX HPD D0+A D0-A D1+A D1-A D0+B D0-B D1+B D1-B D2+A D2-A D3+A D3-A D2+B D2-B D3+B D3-B Logic Control GPU_SEL AUX+ A AUX-A HPD A AUX+ B AUX- B HPD B OE AUX_HPD_SEL (TQFN package only) DDC_AUX_SEL (BGA package only) SCL_A (BGA package only) SDA_A (BGA package only) SCL_B (BGA package only) SDA_B (BGA package only) 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 Pin Assignment (TQFN-42, ZHE) GND D0- D0+ AUX_HPD_SEL GPU_SEL D1+ D1- D2- D2+ D3- D3+ Vdd AUX- AUX+ D2-A D2+A D3-A D3+A D0-B D0+B Vdd GND D1-B D1+B D2-B D2+B D3-B D3+B OE HPD_B HPD_A AUX-A D0+A D1+ A D1- A HPD AUX+B AUX-B Vdd D0-A AUX+A GND (43) GND Pin Assignment (48-Ball BGA, NEE) 1 2 3 4 5 6 7 8 9 D0- Vdd D0+ GND D1+ D2+ D3+ GND AUX+ DDC_ AUX_ SEL D1- D2- D3- HPD HPD_A Vdd GNDHPD_B SCL_B SDA_B SCL_A SDA_A AUX+A AUX-A AUX+B GND AUX-B AUX- GPU _SEL D3-A D1-B D2-BD2+B D3-B GND GND D1+B D3+B D3+A D0-BD0+B D0-A D0+A D1-A D1+A D2-A D2+A OE A B C D E F G H J GPU_SEL OE GPU_ SEL AUX_ HPD_ SEL Function High Low Low Port A active for all channels High Low High Port A for HS, port B for HPD/AUX High High Low Port B for HS, port A for HPD/AUX High High High Port B active for all channels Low x x All I/O's are hi-z and IC is power down Truth Table for 42 pin package OE GPU_ SEL DDC_ AUX_ SEL Function High Low Low Port A active for AUX, HPD & HS channel High Low High Port A active for DDC, HPD, & HS channel High High Low Port B active for AUX, HPD & HS channel High High High Port B active for DDC, HPD & HS channel Low x x all I/Os are hi-z and IC is power down 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 (Continued) 42ZHE pin# 48NEE pin# pin Name Signal Type
2 A1 GPU_SEL I
switch logic control. different function for different package options: 42pin TQFN package: If HIGH, then path B is selected for high speed channels only If LOW, then path A is selected for high speed channels only 48ball BGA package: If HIGH, then path B is selected for all channels If LOW, then path A is selected for all channels
3 B1 D0- I/O negative differential signal 0 for COM port
4 B2 D0+ I/O positive differential signal 0 for COM port
negative differential signal 1 for COM port
7 D2 D1+ I/O positive differential signal 1 for COM port
8 E1 D2- I/O negative differential signal 2 for COM port
positive differential signal 2 for COM port D3- I/O negative differential signal 3 for COM port
11 F2 D3+ I/O positive differential signal 3 for COM port
1 B3 GND Ground Ground
negative differential signal for AUX COM port AUX+ I/O positive differential signal for AUX COM port
18 J1 HPD I/O HPD for COM port
16 J2 HPD_A I/O HPD for port A
HPD_B I/O HPD for port B
17 C8 GND Ground Ground
12 J4 VDD Pwr 3.3V +/-10% power supply GND Ground Ground AUX+B I/O positive differential signal for AUX, port B
19 J6 AUX-B I/O negative differential signal for AUX, port B
23 H9 AUX+A I/O positive differential signal for AUX, port A
negative differential signal for AUX, port A GND Ground Ground
26 F8 D3+B I/O positive differential signal 3 for portB
27 F9 D3-B I/O negative differential signal 3 for portB
positive differential signal 2 for portB D2-B I/O negative differential signal 2 for portB D1+B I/O positive differential signal 1 for portB D1-B I/O negative differential signal 1 for portB D0+B I/O positive differential signal 0 for portB 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 42ZHE pin# 48NEE pin# pin Name Signal Type
33 B9 D0-B I/O negative differential signal 0 for portB
35 A8 D3+A I/O positive differential signal 3 for port A
36 A9 D3-A I/O negative differential signal 3 for port A
37 B6 D2+A I/O positive differential signal 2 for port A
38 A6 D2-A I/O negative differential signal 2 for port A
positive differential signal 1 for port A D1-A I/O negative differential signal 1 for port A
41 B4 D0+A I/O positive differential signal 0 for port A
42 A4 D0-A I/O negative differential signal 0 for port A
DDC_ AUX_SEL I toggles between passing DDC channels through or AUX channels through If HIGH, then path DDC signals are passed through (depending on port selection via GPU_SEL) If LOW, then path AUX signals are passed through (depending on port selection via GPU_SEL) N/A AUX_HPD_ SEL I switches only the AUX and HPD channels from port A vs. port B N/A SCL_B I/O DDC_clock channel for port B N/A H7 GND Ground N/A H8 SCL_A I/O DDC_clock channel for port A N/A SDA_B I/O DDC_data channel for port B N/A SDA_A I/O DDC_data channel for port A OE I Output enable. if OE is high, IC is enabled. If OE is low, then IC is power down and all I/Os are hi-z N/A Center pad Ground Ground 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 3.3V ±10%) Parameter Description Test Conditions(1) Min Ty p(2) Max Units VIH Input HIGH Voltage Guaranteed HIGH level 1.5 V VIL Input LOW Voltage Guaranteed LOW level 0.75 VIK Clamp Diode Voltage (HS Channel) VDD = Max., IIN = –18mA –1.6V –1.8 VIK Clamp Diode Voltage (Aux, Cntrl ) VDD = Max., IIN = –18mA –0.7 –1.5 IIH Input HIGH Current VDD = Max., VIN = VDD ±5 µAI IL Input LOW Current VDD = Max., VIN = GND ±5 IOFF_SB I/O leakage when part is off for side - band signals only (DDC, AUX, HPD) VDD = 0V, VINPUT = 0V to 3.6V 20 RON_HS On resistance between input to out - put for high speed signals VDD = 3.0V, Vinput = -0.35V to 2V, IINPUT = 20mA 10.0 Ohm RON_AUX On resistance between input to out - put for side-band signals (AUX) VDD = 3.0V, Vinput = 0 to 3.3V, IINPUT = 20mA 7 Ohm RON_DDC On resistance between input to out - put for DDC channel VDD = 3.0V, Vinput = 0V, IINPUT = 20mA 10 Ohm Aux_ss Signal Swing Tolerance in Aux path VDD = 3.0V –0.5 3.6 V HPD_I Input voltage on HPD path 5.5 V HPD_O Output voltage tolerance on HPD path HPD input from 3.3V to 5.25V 3.3 3.6 V Supply Voltage to Ground Potential –0.5V to +4.2V Note: Stresses greater than those listed under MAXI MUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maxi mum rating conditions for extended periods may affect reliability. Maximum Ratings (Above which useful life may be impaired. For user guidelines, not tested.) Power Supply Characteristics (TA = –40°C to +105°C) Parameter Description Test Conditions(1) Min Ty p(2) Max Units IDD Power Supply Current VDD = 3.3V, OE = 3.3V, VIN = GND or VDD 0.4 1 mA IDDQ Quiescent Power Supply Current VDD = 3.3V, OE = GND 1 µA 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at V DD = 3.3V, TA = 25°C ambient and maximum loading. 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 Dynamic Electrical Characteristics over Operating Range (TA = -40º to +105ºC, VDD = 3.3V ±10%) Param - eter Test Conditions1 Min Ty p2 MAX Units XTALK Crosstalk on High Speed Chan - nels See Fig. 1 for Measure - ment Setup f= 2.7 GHz -28 -25 dB f = 1.35 GHz -32 -28 OIRR OFF Isolation on High Speed Channels See Fig. 2 for Measure - ment Setup, f= 2.7 GHz -22 -20 f = 1.35 GHz -30 -27 ILOSS Differential Insertion Loss on High Speed Channels @5.4Gbps (see figure 3) TQFN package -1.8 -1.6 dB BGA package -2.0 -1.8 Rloss Differential Return Loss on high speed channels @ 2.7GHz (5.4Gbps) TQFN package -16.0 -14 dB BGA package -14 -12.5 BW_Dx± Bandwidth -3dB for Main high speed path (Dx±) See figure 3 TQFN package 4.1 4.6 GHz BGA package 3.7 4.1 BW_AUX/ HPD -3dB BW for AUX and HPD signals See figure 3 1.35 1.5 GHz Tsw a-b time it takes to switch from port A to port B us Tsw b-a time it takes to switch from port B to port A 1 us Tstartup VDD valid to channel enable 10 us Twa keup Enabling output by changing OE from low to High 10 us 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at V DD = 3.3V, TA = 25°C ambient and maximum loading. Switching Characteristics (T A = -40º to +105ºC, V DD = 3.3V±10%) Parameter Description Min. Ty p. Max. Units Tpd Propagation delay (input pin to output pin) on all channels 80 ps tb-b Bit-to-bit skew within the same differential pair of Dx ± channels 5 7 ps tch-ch Channel-to-channel skew of Dx ± channels 35 ps 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 Fig 1. Crosstalk Setup Fig 2. Off-isolation setup BALANCED PORT1 DUT BALANCED PORT2 BALANCED PORT1 BALANCED PORT2 DUT BALANCED PORT1 BALANCED PORT2 DUT Fig 3. Differential Insertion Loss 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 Fig 4. Crosstalk Test Circuit for Dynamic Electrical Characteristics DUT Agilent N5230A 300kHz-20GHz PNA-L Network Analyzer 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 Fig 5. Off Isolation Fig 6. Insertion Loss 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 RT 4pF CL VDD VIN VOUT 200-ohm 200-ohm 2 * VDD Pulse Generator D.U.T Test Circuit for Electrical Characteristics(1-5) Notes: 1. CL = Load capacitance: includes jig and probe capacitance. 2. RT = Termination resistance: should be equal to Z OUT of the Pulse Generator 3. Output 1 is for an output with internal conditions such that the output is low except when disabled by the output control. 4. Output 2 is for an output with internal conditions such that the output is high except when disabled by the output control. 5. All input impulses are supplied by generators having the following characteristics: PRR ≤ MHz, Z O = 50Ω, tR ≤ 2.5ns, t F ≤ 2.5ns. 6. The outputs are measured one at a time with one transition per measurement. Switching Waveforms Voltage Waveforms Enable and Disable Times tPLZ 50% 50% VDD VOH VOL tPHZ tPZL tPZH Output 1 Output 2 VOL VOH SEL 10% 90% Switch Positions Test Switch tPLZ, tPZL (output on B-side) 2*VDD tPHZ, tPZH (output on B-side) GND Prop Delay Open 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 DATE: 07/15/11 DESCRIPTION: 48-Pin, Thin Fine Pitch Ball Grid Array TFBGA PACKAGE CODE: NE48 DOCUMENT CONTROL #: PD-2101 REVISION: -- Notes: 1. Controlling dimensions in millimeters 2. Ref: JEDEC MO-195C 12-0332 Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php 12-0293
4-Lane DisplayPort™ Rev 1.2 Compliant Switch 12/17/12 Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php
Ordering Information
Ordering Code Package Code Package Description PI3VDP12412ZHE ZH Pb-free & Green, 42-contact TQFN PI3VDP12412NEE NE Pb-free & Green, 48-ball BGA Notes:
- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- "E" denotes Pb-free and Green
- Adding an "X" at the end of the ordering code denotes tape and reel packaging 12-0293