PI2EQX3201 PERICOM | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

Features

  • Two 3.2Gbps differential signal
  • Adjustable Transmiter De-Emphasis & Amplitude
  • Adjustable Receiver Equalization
  • One Spread Spectrum Reference Clock Buffer Output
  • 100Ω Differential CML I/O’s
  • Low Power (100mW per Channel)
  • Stand-by Mode – Power Down State
  • VCC Operating Range: 1.8V ±0.1V
  • Built in Clock Buffer
  • Packaging (Pb-free & Green): — 36-pad TQFN (ZF36)

Description

Pericom Semiconductor’s PI2EQX3201 is a low power, signal re-driver. The device provides programmable equalization, amplification, and de-emphasis by using 4 select bits, SEL[0:3], to optimize performance over a variety of physical mediums by reducing Inter-symbol interference. PI2EQX3201 supports two

100 Differential CML data I/O’s between the Protocol ASIC to

a switch fabric, across a backplane, or extends the signals across other distant data pathways on the user’s platform. The integrated equalization circuitry provides flexibility with signal integrity of the signal before the re-driver. Whereas the integrated de-emphasis circuitry provides flexibility with signal integrity of the signal after the re-driver. In addition to providing signal re-conditioning, Pericom’s PI2EQX3201 also provides power management Stand-by mode operated by a Bus Enable pin. Block Diagram PI2EQX3201 3.2Gbps 2 Differential Channel Serial Re-driver with built-in Equalization and De-emphasis Pin Description VDD AI+ AI- GND AVDD VDD B0+ B0- GND VDD VDD A0+ A0- GND AGND VDD BI+ BI- GND IREF NC NC SEL0_A SEL1_A SEL2_A SEL3_A EN_A EN_B OUT- OUT+ SEL3_B SEL2_B SEL1_B SEL0_B CLKIN- CLKIN+ 11 12 13 14 15 16 17 18 36 35 34 33 32 31 30 29 GND 06-0086

2 PS8818 02/28/06

3.2Gbps 2 Differential Channel Serial Re-driver with built-in Equalization and De-emphasis Pin Description Pin # Pin Name I/O Description 1, 6, 10, 23, 28 VDD PWR 1.8V Supply V oltage

2 AI+ I Positive CML Input Channel A with internal 50Ω pull down

3 AI- I Negative CML Input Channel A with internal 50Ω pull down

4, 9, 20, 25 GND PWR Supply Ground

22 BI+ I Positive CML Input Channel B with internal 50Ω pull down

21 BI- I Negative CML Input Channel B with internal 50Ω pull down

33, 34 SEL[0:1]_A I Selection pins for equalizer (see Amplifier Configuration Table) w/ 50KΩ internal pull up13, 14 SEL[0:1]_B I

32 SEL[2]_A I Selection pins for amplifier (see Amplifier Configuration Table)

w/ 50KΩ internal pull up15 SEL[2]_B I

31 SEL[3]_A I Selection pins for De-Emphasis (See De-Emphasis Configuration Table)

w/ 50KΩ internal pull up16 SEL[3]_B I

27 AO+ O Positive CML Output Channel A internal 50Ω pull up during normal operation and

2KΩ pull up otherwise.

26 AO- O Negative CML Output Channel A with internal 50Ω pull up during normal opera-

tion and 2KΩ pull up otherwise.

7 BO+ O Positive CML Output Channel B with internal 50Ω pull up during normal operation

and 2KΩ pull up otherwise.

8 BO- O Negative CMLOutput Channel B with internal 50Ω pull up during normal opera-

tion and 2KΩ pull up otherwise. 30, 29 EN_[A,B] I EN_[A:B] is the enable pin. A LVCMOS high provides normal operation. A LVC- MOS low selects a low power down mode.

12 CLKIN- I Differential Input Reference Clock11 CLKIN+ I

17, 18 OUT+, OUT- O Differential Reference Clock Output 5 A VDD PWR 1.8V Analog supply voltage

24 AGND PWR Analog ground

19 IREF O External 475Ω resistor connection to set the differential output current

35, 36 NC N/A No connect pins. For normal operation, leave pins floating 06-0086

3 PS8818 02/28/06

3.2Gbps 2 Differential Channel Serial Re-driver with built-in Equalization and De-emphasis Output Swing Control SEL2_[A:B] Swing 0 1x 1 1.2x Equalizer Selection SEL0_[A:B] SEL1_[A:B] Compliance Channel 0 0 no equalization Output De-emphasis Adjustment SEL3_[A:B] De-emphasis 0 0dB 1 -3.5dB Note: Stresses greater than those listed under MAXIMUM RAT- INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for ex - tended periods may affect reliability. Maximum Ratings (Above which useful life may be impaired. For user guidelines, not tested.) 06-0086

4 PS8818 02/28/06

  1. K28.7 pattern is applied differentially at point A as shown in Figure 1.
  2. Total jitter does not include the signal source jitter. Total jitter (TJ) = (14.1 × RJ + DJ) where RJ is random RMS jitter and DJ is maximum

Figure 1. Test Condition Referenced in the Electrical Characteristic Table

5 PS8818 02/28/06

3.2Gbps 2 Differential Channel Serial Re-driver with built-in Equalization and De-emphasis AC/DC Electrical Characteristics (TA = 0 to 70˚C) Symbol Parameter Conditions Min. Typ. Max. Units CML Transmitter Output (100Ω differential) VDIFFP Output V oltage Swing Differential Swing | VTX-D+ - VTX-D- | 400 900 mVp-p VTX-C Common-Mode V oltage | VTX-D+ + VTX-D- | / 2 VCC- 0.3 tF, tR Transition Time 20% to 80% (1) 150 ps ZOUT Output resistance Single ended 40 50 60 Ω ZTX-DIFF-DC DC Differential TX Impedance 80 100 120 Ω CTX AC Coupling Capacitor 75 200 nF VTX-DIFFP-P Differential Peak-to-peak Ouput V oltage VTX-DIFFP-P = 2 * | VTX-D+ - VTX-D- | 0.8 1.8 V LVCMOS Control Pins VIH Input High V oltage 0.65 × VDD V VIL Input Low V oltage 0.35 × VDD IIH Input High Current 250 µAIIL Input Low Current 500 Note: 1. Using K28.7 (0011111000) pattern) 06-0086

6 PS8818 02/28/06

  1. Measurement taken from Single Ended waveform.
  2. Measurement taken from Differential waveform.
  3. Test configuration is RS = 33.2Ω, Rp = 49.9Ω, and 2pF.

Figure 2. Configuration test load board termination

  • TLA and TLB are 3” transmission lines. Rs 33Ω Rs 33Ω Rp 49.9Ω 1%475Ω Rp 49.9Ω 2pF 2pF Clock# Clock TLA TLB CLKBUF 06-0086

7 PS8818 02/28/06

3.2Gbps 2 Differential Channel Serial Re-driver with built-in Equalization and De-emphasis Packaging Mechanical: 36-pad TQFN (ZF36)

Ordering Information

Ordering Number Package Code Package Description PI2EQX3201ZFE ZF Pb-Free and Green 36-pad TQFN Notes:

  • Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
  • E = Pb-free and Green
  • X suffix = Tape/Reel Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com 0.50 TYP. (36x) 4.50 REF. 3.50 REF. 6.00±0.10 5.00±0.10 Pin #1 Corner Pin #1 Corner 0.20 REF. 06-0086