DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 13

Technical content

1.6 GHz

Table 1. Electrical Specifications @ 25°C, VDD = 2.8V

  1. DC path to ground at RF+ and RF– must be provided to achieve specified performance
  2. State change activated on falling edge of SEN following data word
  3. Between 50 Ω ports in series or shunt configuration using a pulsed RF input with 4620 vs period, 50% duty cycle, measured per 3GPPTS45.005
  4. In series configuration the greater RF pow er or higher RF voltage should be applied to RF+
  5. DTC operation above SRF is possible

Figure 3. Pin Configuration (Top View) Table 2. Pin Descriptions

1 SEN Serial Enable

2 GND Digital and RF Ground

3 SCLK Serial Interface Clock Input

4 VDD Power Voltage

5 GND Digital and RF Ground

6 RF- Negative RF Port 1

7 RF- Negative RF Port 1

8 GND Digital and RF Ground 3

9 RF+ Positive RF Port 2

10 RF+ Positive RF Port 2

13 GND Digital and RF Ground 3

12 SDAT Serial Interface Data Input

11 GND Digital and RF Ground

  1. Pins 9 and 10 must be tied together on PCB board to reduce
  2. Pins 2, 5, 8, 11 and 13 must be connected together on PCB

devices are immune to latch-up. Table 3. Operating Ranges Table 4. Absolute Maximum Ratings

  1. The DTC is active when STBY is low (set to 0) and in low-current
  2. Maximum CW power available from a 50 Ω source in shunt configuration
  3. Maximum CW power available from a 50 Ω source in series configuration
  4. RF+ to RF- and RF+ and/or RF- to ground. Cannot exceed 6 VPK or max
  5. I DD current typical value is based on VDD = 2.8V. Max IDD is based on

extended periods may reduce reliability. exceeding the specified rating.

Figure 11. Measured 2-Port Shunt S21 vs Figure 10. Measured Shunt Q vs Figure 12. Measured Self Resonance Figure 13. Measured Shunt Q vs State

100 MHz

470 MHz

698 MHz

1710 MHz

sequentially as they are programmed. programmed even if the state is not changed. Figure 14. Serial Interface Timing Diagram (oscilloscope view)

Table 5. 6-Bit Serial Programming Register Map Table 6. Serial Interface AC Characteristics Figure 15. Recommended Bus sharing

are provided for the state dependent parameters. until it reaches Self Resonant Frequency (SRF). due to the parasitic and biasing networks. Table 8. Maximum Operating RF Voltage Figure 16. Equivalent Circuit Model Schematic Table 7. Equivalent Circuit Model Parameters

Table 9. Equivalent Circuit Data

Figure 17. Evaluation Board Layout provide a ground plane for the transmission lines.

14 PIN HEADER

6 RF-

7 RF-

2 GND

4 VDD

3 SCLK

5 GND

8 GND

13 PADDLE

Figure 18. Evaluation Board Schematic

Figure 19. Package Drawing Figure 20. Top Marking Specifications

0.10 C A B

0.60 MAX

Figure 21. Tape and Reel Specifications Table 10. Ordering Information specifications for product development. Specifications and features may change in any manner without notice. of this information. Use shall be entirely at the user’s own risk. No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. For sales and contact information please visit www.psemi.com.