DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 11
Technical content
Features
Attenuation: 1.0 dB steps to 15 dB Flexible parallel and serial programming interfaces Parallel latched or direct mode High attenuation accuracy and linearity over temperature and frequency Unique power-up state selection Very low power consumption Single-supply operation Positive CMOS control logic 75 Ω impedance Packaged in a 20 Lead 4x4 mm QFN Table 1. Electrical Specifications @ +25°C, VDD = 3.0 V
- Max input rating in Table 3 & Figures on Pages 4 to 6 for data across frequency.
- Note Absolute Maximum in Table 3.
- Measured in a 50 Ω system.
Figure 2. Package Type
20 Lead 4x4 mm QFN
Table 2. Pin Descriptions exceeding the rate specified in Table 3. an external series capacitor.
- Latch Enable (LE) has an internal 100 kΩ resistor to VDD.
- Connect pin 12 to GND to enable internal negative
bypass and disable internal negative voltage generator.
- Place a 10 kΩ resistor in series, as close to pin as
Figure 15. Pin Configuration (Top View) devices are immune to latch-up. The PE43404 has a maximum 25 kHz switching rate.
1 N/C No connect
3 Data Serial interface data input (Note 4). 4 Clock Serial interface clock input. 5 LE Latch Enable input (Note 2).
7 N/C No connect
8 PUP2 Power-up selection bit.
12 Vss/
13 P/S Parallel/Serial mode select. 15 C8 Attenuation control bit, 8 dB. 16 C4 Attenuation control bit, 4 dB. 17 C2 Attenuation control bit, 2 dB. 19 C1 Attenuation control bit, 1 dB.
20 GND Ground for proper operation
Table 3. Absolute Maximum Ratings Table 4. Operating Ranges to the limits in the Operating Ranges table.
©2008 Peregrine Semiconductor Corp. All rights reserved.
2 RFI N
3 DATA
4 CLK
6 VDD
7 PUP1
8 PUP2
9 VDD_D
10 GND
1 C1 P U P
ease customer evaluation of the PE43404 DSA. settings to be specified as the power-up state. Figure 4. Evaluation Board Layout Figure 5. Evaluation Board Schematic specifications over frequency.
©2008 Peregrine Semiconductor Corp. All rights reserved. attenuation state, as shown in Table 5. Characteristics), and switching speed (Table 1). Table 5. Truth Table is independent of the state of the LE input. brought LOW, data in the shift register is latched. present on the four parallel data inputs (C1 to C8). be specified as the power-up state. Table 6. Power-Up Truth Table, Parallel with C1-C8, and PUP2 is not active.
Table 7. 4-Bit Attenuator Serial Programming Table 9. Parallel Interface AC Characteristics Figure 19. Parallel Interface Timing Diagram Table 8. Serial Interface AC Characteristics Figure 18. Serial Interface Timing Diagram prevent an unknown state in the device . at 10 MHz to verify fclk specification.
0 C 8C 4C 2C 1 0
©2008 Peregrine Semiconductor Corp. All rights reserved. Figure 20. Package Drawing
0.10 C A B
0.20 REF
- Dimension applies to metallized terminal and is measured
between 0.25 and 0.30 from terminal tip.
- Coplanarity applies to the exposed heat sink slug as well as
- Dimensions are in millimeters.
Document No. 70-0258-01 │ www.psemi.com Page 11 of 11 ©2008 Peregrine Semiconductor Corp. All rights reserved. Sales Offices The Americas Peregrine Semiconductor Corporation
9380 Carroll Park Drive
San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499 North Asia Pacific Peregrine Semiconductor K.K. Teikoku Hotel Tower 10B-6 1-1-1 Uchisaiwai-cho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213 Peregrine Semiconductor, Korea #B-2402, Kolon Tripolis, #210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-480 S. Korea Tel: +82-31-728-4300 Fax: +82-31-728-4305 Europe Peregrine Semiconductor Europe Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax : +33-1-4741-9173 For a list of representatives in your area, please refer to our Web site at: www.psemi.com Data Sheet Identification Advance Information The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification The data sheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a DCN (Document Change Notice). The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user’s own risk. No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. Peregrine’s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications. The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS and HaRP are trademarks of Peregrine Semiconductor Corp. South Asia Pacific Peregrine Semiconductor, China Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652 Space and Defense Products Americas: Tel: 858-731-9453 Europe, Asia Pacific:
180 Rue Jean de Guiramand
13852 Aix-En-Provence Cedex 3, France
Tel: +33-4-4239-3361 Fax: +33-4-4239-7227 OBSOLETE REPLACE WITH PE4314