N04L163WC1A NANOAMP | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 11

Technical content

Features

  • Single Wide Power Supply Range 2.3 to 3.6 Volts
  • Very low standby current 4.0µA at 3.0V (Typical)
  • Very low operating current 2.0mA at 3.0V and 1µs (Typical)
  • Very low Page Mode operating current 0.8mA at 3.0V and 1µs (Typical)
  • Simple memory control Single Chip Enable (CE) Byte control for independent byte operation Output Enable (OE ) for memory expansion
  • Low voltage data retention Vcc = 1.8V
  • Very fast output enable access time 25ns OE access time
  • Automatic power down to standby mode
  • TTL compatible three-state output driver
  • Compact space saving BGA package avail- able Product Family Part Number Package Type Operating Temperature Power Supply (Vcc) Speed Options Standby Current (ISB), Typical Operating Current (Icc), Typical N04L163WC1AB 48 - BGA -40oC to +85oC 2.3V - 3.6V 70ns@ 2.7V 4 µA2 m A @ 1 M H z N04L163WC1AT 44 - TSOP II N04L163WC1AB1 48 - BGA Pb-Free N04L163WC1AT2 44 - TSOP II Green

(DOC# 14-02-018 REV I ECN# 01-1001) 2 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Pin Configurations Pin Descriptions Pin Name Pin Function A0-A17 Address Inputs WE Write Enable Input CE Chip Enable Input OE Output Enable Input LB Lower Byte Enable Input UB Upper Byte Enable Input I/O0-I/O15 Data Inputs/Outputs NC Not Connected VCC Power VSS Ground PIN ONE A CE I/O0 I/O1 I/O2 I/O3 VCC VSS I/O I/O5 I/O6 I/O7 WE A16 A15 A14 A13 A12 A OE UB LB I/O15 I/O14 I/O13 I/O12 VSS VCC I/O I/O10 I/O9 I/O8 NC A A10 A11 A17 N04L163WC1A TSOP-II 123456 A LB OE A0 A 1 A2 NC B I/O8 UB A3 A 4 CE I/O0 C I/O9 I/O 10 A 5 A 6 I/O 1 I/O 2 D VSS I/O11 A 17 A7 I/O3 VCC E VCC I/O12 NC A16 I/O4 VSS F I/O14 I/O13 A14 A15 I/O5 I/O6 G I/O15 NC A12 A13 WE I/O7 H NC A8 A9 A10 A11 NC

48 Pin BGA (top)

(DOC# 14-02-018 REV I ECN# 01-1001) 3 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Functional Block Diagram Functional Description CE WE OE UB LB I/O0 - I/O15 1. When UB and LB are in select mode (low), I/O0 - I/O15 are affected as shown. When LB only is in the select mode only I/O0 - I/O7 are affected as shown. When UB is in the select mode only I/O8 - I/O15 are affected as shown. MODE POWER HXXXX H i g h Z Standby2 2. When the device is in standby mode, control inputs (WE , OE, UB, and LB), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally. Standby L X X H H High Z Standby2 Standby LL X3 3. When WE is invoked, the OE input is internally disabled and has no effect on the circuit. L1 L1 Data In Write3 Active LHL L1 L1 Data Out Read Active LHH L1 L1 High Z Active Active Capacitance1 1. These parameters are verified in device characterization and are not 100% tested Item Symbol Test Condition Min Max Unit Input Capacitance CIN VIN = 0V, f = 1 MHz, TA = 25oC 8p F I/O Capacitance CI/O VIN = 0V, f = 1 MHz, TA = 25oC 8p F Address Inputs A0 - A3 Address Inputs A4 - A17 Word Address Decode Logic 16K Page x 16 word x 16 bit RAM Array Word Mux Input/ Output Mux and Buffers Page Address Decode Logic Control Logic CE WE OE UB LB I/O0 - I/O7 I/O8 - I/O15

(DOC# 14-02-018 REV I ECN# 01-1001) 4 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Absolute Maximum Ratings1 1. Stresses greater than those listed above may cause permanent da mage to the device. This is a stress rating only and functiona l operation of the device at these or any ot her conditions above those indicated in the operating se ction of this specification i s not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Item Symbol Rating Unit Voltage on any pin relative to VSS VIN,OUT –0.3 to VCC+0.3 V Voltage on VCC Supply Relative to VSS VCC –0.3 to 4.5 V Power Dissipation PD 500 mW Storage Temperature TSTG –40 to 125 oC Operating Temperature TA -40 to +85 oC Soldering Temperature and Time TSOLDER 260oC, 10sec oC Operating Characteristics (Over Specified Temperature Range) Item Symbol Test Conditions Min. Typ1 1. Typical values are measured at Vcc=Vcc Typ., T A=25°C and are not 100% tested. Max Unit Supply Voltage VCC 2.3 3.0 3.6 V Data Retention Voltage VDR Chip Disabled2 1.8 V Input High Voltage VIH 1.8 VCC+0.3 V Input Low Voltage VIL –0.3 0.6 V Output High Voltage VOH IOH = 0.2mA V CC–0.2 V Output Low Voltage VOL IOL = -0.2mA 0.2 V Input Leakage Current ILI VIN = 0 to VCC 0.5 µA Output Leakage Current ILO OE = VIH or Chip Disabled 0.5 µA Read/Write Operating Supply Current @ 1 µs Cycle Time2 2. This parameter is specified with the ou tputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system. ICC1 VCC=3.6 V, VIN=VIH or VIL Chip Enabled, IOUT = 0 2.0 3.0 mA Read/Write Operating Supply Current @ 70ns Cycle Time2 ICC2 VCC=3.6 V, VIN=VIH or VIL Chip Enabled, IOUT = 0 10 16.0 mA Page Mode Operating Supply Current @ 70ns Cycle Time2 (Refer to Power Savings with Page Mode Operation diagram) ICC3 VCC=3.6 V, VIN=VIH or VIL Chip Enabled, IOUT = 0 4m A Read/Write Quiescent Operating Sup- ply Current3 3. This device assumes a standby mode if the chip is disabled (CE high or UB and LB high). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS ICC4 VCC=3.6 V, VIN=VIH or VIL Chip Enabled, IOUT = 0, f = 0 3.0 mA Maximum Standby Current3 ISB1 VIN = VCC or 0V Chip Disabled tA= 85oC, VCC = 3.6 V 4.0 20 µA Maximum Data Retention Current3 IDR VCC = 1.8V, VIN = VCC or 0 Chip Disabled, tA= 85oC 10 µA

(DOC# 14-02-018 REV I ECN# 01-1001) 5 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Power Savings with Page Mode Operation (WE = VIH) Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature. The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs. Page Address (A4 - A17 ) LB , UB OE CE Word Address (A0 - A3) Open page Word 1 Word 2 Word 16...

(DOC# 14-02-018 REV I ECN# 01-1001) 6 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Timing Test Conditions Item Input Pulse Level 0.1VCC to 0.9 VCC Input Rise and Fall Time 5ns Input and Output Timing Reference Levels 0.5 VCC Output Load CL = 30pF Operating Temperature -40 to +85 oC Timing Item Symbol -70 Units 2.3 - 2.65 V 2.7 - 3.6 V Min. Max. Min. Max. Read Cycle Time tRC 85 70 ns Address Access Time tAA 85 70 ns Chip Enable to Valid Output tCO 85 70 ns Output Enable to Valid Output tOE 30 25 ns Byte Select to Valid Output tLB, tUB 85 70 ns Chip Enable to Low-Z output tLZ 10 10 ns Output Enable to Low-Z Output tOLZ 55 n s Byte Select to Low-Z Output tLBZ, tUBZ 10 10 ns Chip Disable to High-Z Output tHZ 0 20 0 20 ns Output Disable to High-Z Output tOHZ 0 20 0 20 ns Byte Select Disable to High-Z Output tLBHZ, tUBHZ 0 20 0 20 ns Output Hold from Address Change tOH 10 10 ns Write Cycle Time tWC 85 70 ns Chip Enable to End of Write tCW 50 50 ns Address Valid to End of Write tAW 50 50 ns Byte Select to End of Write tLBW, tUBW 50 50 ns Write Pulse Width tWP 40 40 ns Address Setup Time tAS 00 n s Write Recovery Time tWR 00 n s Write to High-Z Output tWHZ 20 20 ns Data to Write Time Overlap tDW 40 40 ns Data Hold from Write Time tDH 00 ns End Write to Low-Z Output tOW 55 n s

(DOC# 14-02-018 REV I ECN# 01-1001) 7 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Timing of Read Cycle (CE = OE = VIL, WE = VIH) Timing Waveform of Read Cycle (WE= VIH) Address Data Out tRC tAA tOH Data ValidPrevious Data Valid Address LB, UB OE Data Valid tRC tAA tCO tHZ tOHZ tLBHZ, tUBHZ tOLZ tOE tLZ High-Z Data Out tLB, tUB tLBLZ, tUBLZ CE

(DOC# 14-02-018 REV I ECN# 01-1001) 8 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Timing Waveform of Write Cycle (WE control) Timing Waveform of Write Cycle (CE Control) Address Data In CE LB, UB Data Valid tWC tAW tCW tWR tWHZ tDH High-Z WE Data Out High-Z tOW tAS tWP tDW tLBW, tUBW Address WE Data Valid tWC tAW tCW tWR tDH LB, UB Data In High-Z tAS tWP tLZ tDW tLBW, tUBW Data Out tWHZ CE

(DOC# 14-02-018 REV I ECN# 01-1001) 9 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A 44-Lead TSOP II Package (T44) Note: 1. All dimensions in inches (Millimeters) 2. Package dimensions exclude molding flash 18.41±0.13 10.16±0.13 SEE DETAIL B 1.10±0.15 11.76±0.20 0.45 0.30 0.80mm REF DETAIL B 0.80mm REF 0o-8o 0.20 0.00

(DOC# 14-02-018 REV I ECN# 01-1001) 10 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A Ball Grid Array Package Dimensions (mm) DE e = 0.75 BALL MATRIX TYPESD SE J K SIDE VIEWTOP VIEW BOTTOM VIEW E D A1 BALL PAD CORNER (3) 1.24±0.10 0.28±0.05 0.15 0.05 Z Z 1. 0.35±0.05 DIA. 1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z. 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK. 2. SEATING PLANE - Z SD SE e K TYP J TYP e A1 BALL PAD CORNER

(DOC# 14-02-018 REV I ECN# 01-1001) 11 The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com. NanoAmp Solutions, Inc. N04L163WC1A

Ordering Information

© 2001 - 2002 Nanoamp Solutions, Inc. All rights reserved. NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration pur- poses only and they vary depending upon specific applications. NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.

Revision History

Revision # Date Change Description A Jan. 2001 Initial Preliminary Release B Mar. 2001 Eliminated CE2 from BGA pinout, other minor errata C May. 2001 Revised TSOP Pacakge diagram D June. 2001 Revised BGA Package Dimensions table E Dec. 2001 Part number change from EM256L16, modified Overview and Features, added Page Mode Operation diagram, revised Operating Characteristics table, Package diagram, Functional Description table and Ordering Information diagram F Nov. 2002 Replaced Isb and Icc on Product Family table with typical values G February 2003 Added 55ns sort H August 2004 Removed 55ns sort I Oct 2004 Added Pb-Free and Green Package Option N04L163WC1AX-XX I 70 = 70ns T = 44-pin TSOP II B = 48-ball BGA T2 = 44-pin TSOP II Green Package B1 = 48-ball BGA Pb-Free Performance Package Type