MTM45N15 NJSEMI | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 1

Technical content

20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A. TELEPHONE: (973) 376-2922 (212) 227-6005 FAX: (973) 376-8960 Designer's Data Sheet Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate TMOS This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

  • Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C e Designer's Data — IDSS. vDS(on)' vGS(th) and SOA Specified at Elevated Temperature e Rugged — SOA is Power Dissipation Limited e Source-to-Drain Diode Characterized for Use With Inductive Loads MAXIMUM RATINGS THERMAL CHARACTERISTICS ELECTRICAL CHARACTERISTICS <TC = 25°C unless otherwise noted) MTM45N15 TMOS POWER FET

45 AMPERES

T>S<on) = 0.06 OHM

150 VOLTS

Drain-Gate Voltage (Rgs = 1 Mm Gate-Source Voltage Continuous Non-repetitive (lp e 50 jis) Drain Current — Continuous — Pulsed Total Power Dissipation (if TC = 25°C Derate above 25°C Operating and Storage Temperature Range Symbol VDSS VDGR VGS VGSM ID IDM PD TJ' Tstg Value 150 150 ±20 ±40 225 250 -6510150 Unit Vdc Vdc Vdc Vpk Adc Watts wrc Thermal Resistance — Junction to Case — Junction to Ambient Maximum Lead Temperature for Soldering Purposes, 1/8' from case for 5 seconds R»JC RSJA TL 0.5 275 °CVW TO-204AE Characteristic Symbol Win Max Unit OFF CHARACTERISTICS Drain-Source Breakdown Voltage (VGS = 0, ID - 0.25 mA) MTM45N15 Zero Gate Voltage Drain Current (Vos = Rated VDSs, VGs = 0) (VDS = Rated VQSS- VGS = O, Tj = 125°C) Gate-Body Leakage Current, Forward (VQgp - 20 Vdc, VQ$ - 0) Gate-Body Leakage Current, Reverse (VQSR = 20 Vdc. VDS = °> VIBRIDSS 'DSS IGSSF IGSSR 150 100 100 100 Vdc «iAdc nAdc nAdc (continued) fi*X*ner'> Dele for "Worn Ceee" CondWom — The Peiigner't Dite Sheet permits the onign of mail circuiti entirely from the information prewnted. Limit oirvei — reprewming bounderiei on device cherecteriitio — ire given to ficilitiM "wont can" deeign. Quality Semi-Conductors