M65608E_07 ATMEL | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 16
Technical content
Features
- Operating Voltage: 5V
- Access Time: 30, 45 ns
- Very Low Power Consumption – Active: 600 mW (Max) – Standby: 1 µW (Typ)
- Wide Temperature Range: -55 °C to +125 °C
- 400 Mils Width Packages: FP32 and SB32
- TTL Compatible Inputs and Outputs
- Asynchronous
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm 2
- Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019
- QML Q and V with SMD 5962-89598
- ESCC with Specification 9301/047
Description
The M65608E is a very low power CMOS static RAM org anized as 131072 x 8 bits. Utilizing an array of six transistors (6T) memory c ells, the M65608E combines an extremely low standby supply current (Typical value = 0.2 µA) with a fast access time at 30 ns over the full military temperature range. The high stability of the 6T cell pro- vides excellent protection against soft errors due to noise. The M65608E is processed according to the methods o f the latest revision of the MIL PRF 38535 or ESCC 9000. Rad. Tolerant 128K x 8 5-volts Very Low Power CMOS SRAM M65608E
4151M–AERO–07/07 Block Diagram Pin Configuration 32-lead DIL side-brazed 400 MILS 32-lead Flatpack 400 MILS
3 M65608E
Table 1. Pin Names Table 2. Truth Table Note: L = low, H = high, X = H or L, Z = high impeda nce.
4151M–AERO–07/07
Electrical Characteristics
Note: 1. Guaranteed but not tested. (MIL STD 883D method 3015.3) *NOTE: Stresses greater than those listed under Abso lute Max- imum Ratings may cause permanent damage to the device.This is a stress rating only and functional opera- tion of the device at these or any other conditions above those indicated in the operational sections o f this specification is not implied. Exposure to abso lute maximum rating conditions for extended periods may affect reliability. Operating Voltage Operating Temperature 5V + 10% -55 °C to + 125 °C Parameter Description Minimum Typical Maximum Unit VCC Supply voltage 4.5 5.0 5.5 V GND Ground 0.0 0.0 0.0 V VIL Input low voltage GND - 0.5 0.0 0.8 V VIH Input high voltage 2.2 – VCC + 0.5 V Parameter Description Minimum Typical Maximum Unit Cin (1) Input low voltage – – 8 pF Cout (1) Output high voltage – – 8 pF
5 M65608E
Table 3. DC Test Conditions
- GND < Vin < VCC , GND < Vout < VCC Output Disabled.
- CS1 > VIH or CS2 < VIL and CS1 < VIL .
- F = 1/TAVAV, Iout = 0 mA, W = OE = VIH , Vin = GND or VCC , VCC max.
4151M–AERO–07/07 AC Parameters AC Test Conditions AC Test Loads Waveforms Data Retention Mode Atmel CMOS RAM’s are designed with battery backup i n mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention: 1. During data retention chip select CS1 must be held high within VCC to VCC - 0.2V or, chip select CS2 must be held down within GND to GND +0.2V. 2. Output Enable (OE ) should be held high to keep the RAM outputs high imped- ance, minimizing power dissipation. 3. During power up and power-down transitions CS1 and OE must be kept between VCC + 0.3V and 70% of VCC, or with CS2 between GND and GND -0.3V. 4. The RAM can begin operation > TR ns after VCC rea ches the minimum opera- tion voltages (4.5V). Timing Output loading IOL/IOH (see Figure 1 and Figure 2)+30 pF Figure 1 Figure 2 Figure 3
7 M65608E
4151M–AERO–07/07 Data Retention Characteristics Notes: 1. TAVAV = Read Cycle Time 2. CS1 = VCC or CS2 = CS1 = GND, Vin = GND/ VCC , this parameter is only tested at VCC = 2V. Write Cycle Note: 1. Parameters guaranteed, not tested, with outp ut loading 5 pF. Parameter Description Minimum Typical TA = 25 °C Maximum Unit VCCDR VCC for data retention 2.0 – – V TCDR Chip deselect to data retention time 0.0 – – ns TR Operation recovery time TAVAV (1) – – ns ICCDR1 (2) Data retention current at 2.0V – 0.1 150 µA ICCDR2 (2) Data retention current at 3.0V – 0.2 200 µA Symbol Parameter 65608-30 65608-45 Unit Value TAVAW Write cycle time 30 45 ns min TAVWL Address set-up time 0 0 ns min TAVWH Address valid to end of write 22 35 ns min TDVWH Data set-up time 18 20 ns min TE1LWH CS1 low to write end 22 35 ns min TE2HWH CS2 high to write end 22 35 ns min TWLQZ Write low to high Z (1) 8 15 ns max TWLWH Write pulse width 22 35 ns min TWHAX Address hold from to end of write 0 0 ns min TWHDX Data hold time 0 0 ns min TWHQX Write high to low Z (1) 0 0 ns min
4151M–AERO–07/07 Read Cycle Note: 1. Parameters Guaranteed, not tested, with outp ut loading 5 pF. Symbol Parameter 65608-30 65608-45 Unit Value TAVAV Read cycle time 30 45 ns min TAVQV Address access time 30 45 ns max TAVQX Address valid to low Z (1) 5 5 ns min TE1LQV Chip-select1 access time 30 45 ns max TE1LQX CS1 low to low Z (1) 3 3 ns min TE1HQZ CS1 high to high Z (1) 15 20 ns max TE2HQV Chip-select2 access time 30 45 ns max TE2HQX CS2 high to low Z (1) 3 3 ns min TE2LQZ CS2 low to high Z (1) 15 20 ns max TGLQV Output Enable access time 12 15 ns max TGLQX OE low to low Z (1) 0 0 ns min TGHQZ OE high to high Z (1) 8 15 ns max
9 M65608E
4151M–AERO–07/07 Write Cycle 1 WE Controlled, OE High During Write Write Cycle 2 WE Controlled, OE Low
4151M–AERO–07/07 Write Cycle 3 CS1 or CS2, Controlled Note: The internal write time of the memory is defin ed by the overlap of CS1 Low and CS2 HIGH and W LOW. Both signals must be actived to initiate a write and either signal can terminate a write by going in actived. The data input setup and hold timing should be referenced to the actived edge of the signal that terminates the write. Data out is high impedance if OE = VIH .
11 M65608E
4151M–AERO–07/07 Read Cycle 1 Read Cycle 2 Read Cycle 3
4151M–AERO–07/07
Ordering Information
Note: 1. Contact Atmel for availability. Part Number Temperature Range Speed Package Flow MMC9-65608EV-30-E (1) 25 °C 30 ns SB32.4 Engineering Samples MMDJ-65608EV-30-E 25 °C 30 ns FP32.4 Engineering Samples 5962-8959847QZC -55 ° to +125 °C 30 ns SB32.4 QML Q 5962-8959847QTC -55 ° to +125 °C 30 ns FP32.4 QML Q 5962-8959818QZC -55 ° to +125 °C 45 ns SB32.4 QML Q 5962-8959818QTC -55 ° to +125 °C 45 ns FP32.4 QML Q 5962-8959847VZC -55 ° to +125 °C 30 ns SB32.4 QML V 5962-8959847VTC -55 ° to +125 °C 30 ns FP32.4 QML V 5962-8959818VZC -55 ° to +125 °C 45 ns SB32.4 QML V 5962-8959818VTC -55 ° to +125 °C 45 ns FP32.4 QML V 930104703 -55 ° to +125 °C 30 ns SB32.4 ESCC 930104704 -55 ° to +125 °C 30 ns FP32.4 ESCC 930104701 -55 ° to +125 °C 45 ns SB32.4 ESCC 930104702 -55 ° to +125 °C1 45 ns FP32.4 ESCC MM065608EV-30-E 25 °C 30 ns Die Engineering Samples 5962-8959847V6A -55 ° to +125 °C 30 ns Die QML V
13 M65608E
4151M–AERO–07/07 Package Drawings 32-lead Flat Pack 400 Mils
4151M–AERO–07/07 Package Drawings 32-lead Side Braze 400 Mils
4151M–AERO–07/07 Document Revision History Changes from Rev L. 04/07 to Rev. M 07/07 1. Change in “Consumption” on page 5. ICCOP.
Disclaimer: The information in this document is pro vided in connection with Atmel products. No license , express or implied, by estoppel or otherwise,to a nyintellectu- alproperty right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-TION S OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMP LIED OR STATUTORYWAR- RANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT L IMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICU- LARPURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUEN TIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATI ON, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPT ION, OR LOSS OF INFORMA- TION) ARISING OUTOF THE USE OR INABILITY TO USE THI S DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE P OSSIBILITY OF SUCH DAM- AGES. Atmel makes norepresentationsor warranties with res pect to the accuracy or completeness of the content s of this document and reserves the right to make changes to specificationsand product descriptions a t any time without notice. Atmel does not make any commitment to update the information contained here in. Unless specifically provided otherwise, Atmel produ cts are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for useas components in ap plications intended to support or sustainlife. Atmel Corporation Atmel Operations
2325 Orchard Parkway
San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Regional Headquarters Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500 Asia Room 1219 Chinachem Golden Plaza
77 Mody Road Tsimshatsui
Tel: (852) 2721-9778 Fax: (852) 2722-1369 Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Memory San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 Microcontrollers San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602
44306 Nantes Cedex 3, France
13106 Rousset Cedex, France
1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 RF/Automotive Theresienstrasse 2 Postfach 3535
74025 Heilbronn, Germany
1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123
38521 Saint-Egreve Cedex, France
literature@atmel.com Web Site http://www.atmel.com 4151L–AERO–04/07 /xM ©2007 Atmel Corporation . All rights reserved. Atmel ®, logo and combinations thereof, are the trademarks or registered trademarks, of Atmel Corporation or its subsidiaries. Other terms and pr oduct names may be trademarks of others.