M52790SP MITSUBISHI | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 9
Technical content
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98
DESCRIPTION
PIN CONFIGURATION ( TOP VIEW )
FEATURES
- Video and stereo sound switches in one package
- High separation ( video switch )
- Two types of packages are provided : SDIP with a lead pitch of 1.778mm ( M52790SP ) ; and SSOP with a lead pitch of 0.8mm ( M52790FP ) . APPLICATION Video equipment RECOMMENDED OPERATING CONDITION Supply voltage 4.7V ~ 9.3V Rated supply voltage 5V,9V Maximum output current 63mA(at 9V) Outline 36P4E (Lead pitch :1.778mm) TUNER IN SCL Rch T IN Lch T IN SDA Y 2 IN Lch 1 OUT Rch 1 OUT C IN Y IN VIDEO 2 IN C 2 IN CHIP SELECT Rch 2 IN Lch 2 IN VCC Y 3 IN VIDEO 3 IN C 3 IN Rch 3 IN Lch 3 IN Lch 4 IN Rch 4 IN C 4 IN VIDEO 4 IN Y 4 IN GND V 1 OUT PIN CONFIGURATION ( TOP VIEW ) Outline 36P2R-D (Lead pitch :0.8mm) C 1 OUT Y 1 OUT V 2 OUT Lch 2 OUT C 2 OUT Rch 2 OUT Y 2 OUT BIAS TUNER IN SCL Rch T IN Lch T IN SDA Y 2 IN Lch 1 OUT Rch 1 OUT C IN Y IN VIDEO 2 IN C 2 IN CHIP SELECT Rch 2 IN Lch 2 IN VCC Y 3 IN VIDEO 3 IN C 3 IN Rch 3 IN Lch 3 IN Lch 4 IN Rch 4 IN C 4 IN VIDEO 4 IN Y 4 IN GND V 1 OUT C 1 OUT Y 1 OUT V 2 OUT Lch 2 OUT C 2 OUT Rch 2 OUT Y 2 OUT BIAS The M52790 is AV switch semiconductor integrated circuit with I2C bus control . This IC contains 2-channels of 4-input audio switches and 2- channels of 4-input video switches. Each channel can be controled independently . The video switches contain amplifiers can be controled a gain of output 0dB or 6dB .
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98 BLOCK DIAGRAM VIDEO 2 IN Y 1 OUT Y 2 IN Y 3 IN Y 4 IN C 2 IN C 3 IN C 4 IN TUNER IN VIDEO 3 IN VIDEO 4 IN Y 2 OUT C 1 OUT C 2 OUT V 1 OUT V 2 OUT SDA SCL GND CHIP SELECT VCC C IN Y IN Rch 1 OUT Lch 1 OUT Rch 2 OUT Lch 2 OUT Rch T IN Lch 3 IN Rch 2 IN Rch 3 IN Rch 4 IN Lch 4 IN Lch 2 IN Lch T IN BIAS BIAS I C Control S N N S 0/6dB 0dB 0/6dB 0/6dB 0/6dB 0/6dB 0/6dB 0dB 0dB 0dBL RM L RM L R M L R M 19 20 V-SW1 V-SW2 Y-SW1 Y-SW2 C-SW1 C-SW2 R-SW1 R-SW2 L-SW1 L-SW2 R-MODE1 R-MODE2 L-MODE1 L-MODE2 Y/C Sepa.
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98
1 Vcc
2 VIDEO 2 IN
5 Rch 2 IN
3.6V 5~9V Clamp in 4.7V 4.7V
7 VIDEO 3 IN
12 VIDEO 4 IN
36 TUNER IN
8 Lch 3 IN
6 Y 2 IN
11 Y 3 IN
16 Y 4 IN
32 Y IN
13 Lch 4 IN
10 Rch 3 IN
9 C 3 IN
15 Rch 4 IN
17 SCL VILmax.=1.5V VIH min.=3.0V
33 Rch T IN
34 C IN
35 Lch T IN
18 SDA VILmax.=1.5V VIH min.=3.0V VOL max.=0.4V (at Iin=3mA) 30K 20K Pin No. Name Peripheral circuit pins DESCRIPTION OF PIN DC voltage(V) Remarks
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98 Pin No. Name Peripheral circuit pins DESCRIPTION OF PIN (cont.)
19 GND
20 CHIP
21 BIAS
22 Y 2 OUT
26 V 2 OUT
27 Y 1 OUT
31 V 1 OUT
23 Rch 2 OUT
25 Lch 2 OUT
28 Rch 1 OUT
30 Lch 1 OUT
4.2V SYNC CHIP DC=2.9V
24 C 2 OUT
29 C 1 OUT
4.0V 4.0V 70K 30K 30K 1.5K 1.5K 15K 5K 5K 5K 5K DC voltage(V) Remarks
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98 Every byte put on the SDA line must be 8-bits long . Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB ) first . The data on the SDA line must be stable during the HIGH period of the clock . The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW . S ; Start condition, a high to low transition of the SDA line while SCL is high P ; Stop condition, a low to high transition of the SDA line while SCL is high A ; Acknownledge CONTROL This IC controls 2-channel switchs with 2-byte data ( DATA1 and DATA2 ) . SW1 is controled by DATA1 ,SW2 is controled by DATA2 . I C BUS I C BUS(Inter IC BUS)is multi master bus system developed by PHILIPS . Two wires ( SDA - serial data, SCL - serial clock ) realize functions of start , stop , transferring data , synchronization and arbitration. The output stages of device connected to the bus must have an open drain or open collector in order to perform the wired-AND function . 1 2 3 4 5 6 7 8 9 1 2 9 LSB A MSB SDA SCL MSB S P A LSB S SLAVE ADDRESS A DATA1 DATA2 PA A S : Start A : Acknowledge P : Stop SLAVE ADDRESS 1 0 0 1 0 0 X 0 R/W bit Usually \ 0 \ ( W : Master transmitter transmits to slave receiver ) Possible to select 20PIN Hi:1,Lo:0
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98 Data byte format M52790 FUNCTION TABLE S SLAVE ADDRESS A DATA(D7~D0) A DATA(DF~D8) A P SLAVE ADDRESS SLAVE ADDRESS A6 A5 A4 A3 A2 A1 A0 R/W 1 0 0 1 0 0 0 / 1 0 DATA1(D7~D0) CONT DATA D7 D6 D5 D4 D3 D2 D1 D0 CONT AUDIO MODE1 Y/C AMP1 V AMP1 S/N SW1 CONT VIDEO SW1 CONT AMP1 GAIN CONT. DATA OUT DATA AMP DATA AMP S/N(S:1) V-SW1 V OUT1 Y OUT1 C OUT1 D4 YC AMP1 D3 V AMP1 D2 D1 D0 0 0dB 0 0dB 0 0 0 T IN Y IN C IN 1 6dB 1 6dB 0 0 1 V 2 IN Y IN C IN 0 1 0 V 3 IN Y IN C IN AUDIO MODE1 CONT 0 1 1 V 4 IN Y IN C IN DATA MODE 1 0 0 Y/C MIX T Y IN C IN D7 D6 1 0 1 Y/C MIX 2 Y 2 IN C 2 IN 0 0 MUTE 1 1 0 Y/C MIX 3 Y 3 IN C 3 IN 0 1 R/R 1 1 1 Y/C MIX 4 Y 4 IN C 4 IN 1 0 L/L 1 1 NORMAL AUDIO SW1 CONT MODE MUTE R/R L/L NORMAL DATA OUT OUT OUT OUT D1 D0 Lch OUT 1 Rch OUT 1 Lch OUT 1 Rch OUT 1 Lch OUT 1 Rch OUT 1 Lch OUT 1 Rch OUT 1 0 0 MUTE MUTE Rch T IN Rch T IN Lch T IN Lch T IN Lch T IN Rch T IN 0 1 MUTE MUTE Rch 2 IN Rch 2 IN Lch 2 IN Lch 2 IN Lch 2 IN Rch 2 IN 1 0 MUTE MUTE Rch 3 IN Rch 3 IN Lch 3 IN Lch 3 IN Lch 3 IN Rch 3 IN 1 1 MUTE MUTE Rch 4 IN Rch 4 IN Lch 4 IN Lch 4 IN Lch 4 IN Rch 4 IN DATA2(DF~D8) CONT DATA DF DE DD DC DB DA D9 D8 CONT AUDIO MODE2 Y/C AMP2 V AMP2 SW2 CONT VIDEO SW2 CONT AMP2 GAIN CONT. DATA OUT DATA AMP DATA AMP S/N(S:1) V-SW2 V OUT2 Y OUT2 C OUT2 DC YC AMP2 DB V AMP2 DA D9 D8 0 0dB 0 0dB 0 0 0 T IN Y IN C IN 1 6dB 1 6dB 0 0 1 V 2 IN Y 2 IN C 2 IN 0 1 0 V 3 IN Y 3 IN C 3 IN AUDIO MODE2 CONT 0 1 1 V 4 IN Y 4 IN C 4 IN DATA MODE 1 0 0 Y/C MIX T Y IN C IN DF DE 1 0 1 Y/C MIX 2 Y 2 IN C 2 IN 0 0 MUTE 1 1 0 Y/C MIX 3 Y 3 IN C 3 IN 0 1 R/R 1 1 1 Y/C MIX 4 Y 4 IN C 4 IN 1 0 L/L 1 1 NORMAL AUDIO SW2 CONT MODE MUTE R/R L/L NORMAL DATA OUT OUT OUT OUT D9 D8 Lch OUT 2 Rch OUT 2 Lch OUT 2 Rch OUT 2 Lch OUT 2 Rch OUT 2 Lch OUT 2 Rch OUT 2 0 0 MUTE MUTE Rch T IN Rch T IN Lch T IN Lch T IN Lch T IN Rch T IN 0 1 MUTE MUTE Rch 2 IN Rch 2 IN Lch 2 IN Lch 2 IN Lch 2 IN Rch 2 IN 1 0 MUTE MUTE Rch 3 IN Rch 3 IN Lch 3 IN Lch 3 IN Lch 3 IN Rch 3 IN 1 1 MUTE MUTE Rch 4 IN Rch 4 IN Lch 4 IN Lch 4 IN Lch 4 IN Rch 4 IN S/N
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98 Parameter Symbol Test condition Min. Max.Typ. Unit Supply voltage Vcc V Circuit current VIDEO Icc mA Vcc=9V,Vin=0Vp-p,Rl=∞Ω Vcc=5V,Vin=0Vp-p,Rl=∞Ω 4.7 9.3 63 83 54 71 (Ta=25°C,Vcc=9V,unless otherwise noted)
ELECTRICAL CHARACTERISTICS
G F D ZIC CT G F THD D VOFF CT dB dB Vp-p kΩ dB dB dB dB kΩ mV Vp-p f=100kHz,1Vp-p (0dB)(T V1OUT ) f=100kHz,1Vp-p (6dB)(TV1OUT ) f=10MHz/100kHz,1Vp-p (0dB)(T V1OUT ) f=10MHz/100kHz,1Vp-p (6dB)(T V1OUT ) Vcc=9V(0dB)(T V1OUT ) Vcc=5V(0dB)(T V1OUT ) f=100kHz Maximum with distortion <1.0% f=1MHz,1Vp-p T V1OUT (at V2 mode) f=1kHz ,1Vp-p (Vcc9V)(RT R 1OUT ) f=1kHz ,1Vp-p (Vcc5V)(RT R 1OUT ) f=100kHz/1kHz , 1Vp-p(RT R 1OUT ) f=1kHz ,Maximum with distortion<0.5% (RT R 1OUT ) f=1kHz,2Vp-p,at 400HzHPF+30kHzLPF (RT R 1OUT ) 1kHz,1Vp-p RT R 1OUT (at R2 mode) ZIV ZIY Clamp in(T,V2,V3,V4) Clamp in(Y,Y2,Y3,Y4) -0.5 0 0.5 5.5 6 6.5 2.0-2.0 14 20 26 -60 -54 -0.5 0 0.5 -0.5 0 0.5 -2.0 0 1 0.01 0.05 5.5 -20 0 20 22 30 38 -0.5 0 0.5 5.5 6 6.5 -90- -84 f=100kHz,1Vp-p (0dB)(Y V1OUT ) f=100kHz,1Vp-p (6dB)(Y V1OUT ) f=10MHz/100kHz,1Vp-p (0dB)(Y V1OUT ) f=10MHz/100kHz,1Vp-p (6dB)(Y V1OUT ) Vcc=9V(0dB)(Y V1OUT ) Vcc=5V(0dB)(Y V1OUT ) 6.0 2.0-2.0 0 2.0-2.0 0 2.0-2.0 0 (C,C2,C3,C4) (MODE:R T,R2,R3,R4 R 1OUT ) (RT,R2,R3,R4,LT,L2,L3,L4 )
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98 tBUF P S tHD;STA tLOW tR tHD;DAT tHIGH tF tSU;DAT tSU;STA Sr tHD;STA tSU;STO P SDA SCL I C BUS CONTROL SIGNAL2 I2C BUS CONTROL SIGNAL Min. input low voltage (Ta=25°C,Vcc=9V,unless otherwise noted)ELECTRICAL CHARACTERISTICS Max. input high voltage Low level output voltage(SDA) fSCL tBUF tHD;STA tLOW tHIGH tSU;STA tSU;DAT tR tF tSU;STO 4.7 4.0 4.7 4.0 4.7 5.0 250 4.0 100 1000 300 kHz µS µS nS tHD;DAT High level input current Low level input current SCL clock frequency Time of bus must be free before Hold time at start condition The low period of the clock The high period of the clock Setup time for start condition Hold time DATA Setup time DATA Rise time of both SDA and SCL line Fall time of both SDA and SCL line Setup time for stop condition VIH VIL VOL IIH IIL µA V SDA = 3mA SDA , SCL = 4.5 V SDA , SCL = 0.4 V 3.0 0.0 0.0 -10 -10 5.0 1.5 0.4 0.0 Parameter Symbol Test condition Min. Max.Typ. Unit a new transmission can start
MITSUBISHI ICs (AV COMMON) M52790SP/FP AV SWITCH with I2C BUS CONTROL PRELIMINARY Notice. This is not a final specification. Some parametric limits are subject to change. AUG.'98 Application Circuit Example Note how to use this IC Input signal with sufficient low impedance to input terminal. The capacitance of output terminal as small as possible. Set the capacitance between Vcc and GND near the pins if possible. Assign an area as large as possible for grounding. Power-on Reset The M52790 has an intermal power-on reset function that sets each control register to "0" during IC power ON. The power-on reset VTH has 2.5V.
1 TUNER IN
100µ 10µ 0.47µ 0.01µ 0.47µ 10µ 0.47µ 10µ 0.01µ 0.47µ 10µ 0.47µ 10µ 0.01µ 0.47µ 10µ 10K 220 10K 220 10µ 10µ 0.47µ 0.01µ 10µ 0.47µ VCC slave address Change(VCC/GND) Y/C Sepa. 0.01µ