M37733S4BFP

M37733S4BFP RENESAS | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 37

Technical content

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself. Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices. Renesas Technology Corp. Customer Support Dept. April 1, 2003 To all our customers

DESCRIPTION

The M37733S4BFP is a microcomputer using the 7700 Family core. This microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the RAM, multiple-function timers, serial I/O, A-D converter, and so on.

FEATURES

l Instruction execution time l 12-bit watchdog timer l Programmable input/output APPLICATION Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and so on. Control devices for general industrial equipment such as communication equipment, and so on. PIN CONFIGURATION (TOP VIEW) MITSUBISHI MICROCOMPUTERS M37733S4BFP 16-BIT CMOS MICROCOMPUTERNew product Outline 80P6N-A P24/A20/D4 P25/A21/D5 P26/A22/D6 P27/A23/D7 P30/R /W P31/BHE P32/ALE P33/HLDA VSS E XOUT XIN RESET CNV SS BYTE HOLD P84/CTS 1/RTS 1 P85/CLK1 P86/RXD 1 P87/TXD 1 P00/A0 P01/A1 P02/A2 P03/A3 P04/A4 P05/A5 P06/A6 P07/A7 P10/A8/D8 P11/A9/D9 P12/A10/D10 P13/A11/D11 P14/A12/D12 P15/A13/D13 P16/A14/D14 P17/A15/D15 P20/A16/D0 P21/A17/D1 P22/A18/D2 P23/A19/D3 P83/TXD 0 P82/RXD 0/CLKS0 P81/CLK0 P80/CTS 0/RTS 0/CLKS1 VCC AV CC VREF AV SS VSS P77/AN7/XCIN P76/AN6/XCOUT P75/AN5/AD TRG /TXD 2 P74/AN4/RXD 2 P73/AN3/CLK2 P72/AN2/CTS 2 P71/AN1 P70/AN0 P67/TB2IN/ SUB P66/TB1IN P65/TB0IN P64/INT2 P63/INT1 P62/INT0 P61/TA4IN P60/TA4OUT P57/TA3IN/KI3/RTP13 P56/TA3OUT /KI2/RTP12 P55/TA2IN/KI1/RTP11 P54/TA2OUT /KI0/RTP10 P53/TA1IN/RTP03 P52/TA1OUT /RTP02 P51/TA0IN/RTP01 P50/TA0OUT /RTP00 P47 P46 P45 P44 P43 P42/ 1 RDY M37733S4BFP

16-BIT CMOS MICROCOMPUTERNew productM37733S4BFP BLOCK DIAGRAM XIN XOUT E RESET Reset input VREF P8(8) P7(8) P5(8) P6(8) P4(5) Address higher middler/data (16) CNVss BYTE Address lower (8) UART1(9) UART0(9) AV SS (0V) AV CC (0V) VSSVCC XCIN XCOUT XCIN XCOUT Clock input Clock output Enable output Reference voltage input External data bus width selection input Clock Generating Circuit Instruction Register(8) Arithmetic Logic Unit(16) Accumulator A(16) Accumulator B(16) Index Register X(16) Index Register Y(16) Stack Pointer S(16) Direct Page Register DPR(16) Processor Status Register PS(11) Input Butter Register IB(16) Data Bank Register DT(8) Program Bank Register PG(8) Program Counter PC(16) Incrementer/Decrementer(24) Data Address Register DA(24) Program Address Register PA(24) Incrementer(24) Instruction Queue Buffer Q2(8) Instruction Queue Buffer Q1(8) Instruction Queue Buffer Q0(8) Data Buffer DBL(8) Data Buffer DBH (8) RAM 2048 bytes Timer TA3(16) Timer TA4(16) Timer TA2(16) Timer TA1(16) Timer TA0(16) Watchdog Timer Timer TB2(16) Timer TB1(16) Timer TB0(16) Address Bus Data Bus(Odd) Data Bus(Even) Input/Output port P8 Input/Output port P7 Input/Output port P6 Input/Output port P5 Input/Output port P4 Address bus/Data bus Address bus UART2(9) R/W BHE ALE HLDA HOLD RDY1 A-D Converter(10)

16-BIT CMOS MICROCOMPUTERNew product Parameter Functions Number of basic instructions 103 Instruction execution time 160 ns (the fastest instruction at external clock 25 MHz frequency) Memory size RAM 2048 bytes P5 – P8 8-bit 5 4 P4 5-bit 5 1 TA0, TA1, TA2, TA3, TA4 16-bit 5 5 TB0, TB1, TB2 16-bit 5 3 Serial I/O (UART or clock synchronous serial I/O) 5 3 A-D converter 10-bit 5 1 (8 channels) Watchdog timer 12-bit 5 1 3 external types, 16 internal types Each interrupt can be set to the priority level (0 – 7.) 2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator) Supply voltage 5 V ± 10 % Power dissipation 47.5 mW (at external clock 25 MHz frequency) Input/Output voltage 5 V Output current 5 mA Memory expansion Maximum 16 Mbytes Operating temperature range –20 to 85 °C Device structure CMOS high-performance silicon gate process Package 80-pin plastic molded QFP (80P6N-A) FUNCTIONS OF M37733S4BFP Input/Output ports Multi-function timers Interrupts Clock generating circuit Input/Output characteristic

16-BIT CMOS MICROCOMPUTERNew product PIN DESCRIPTION XIN Clock input Input XOUT Clock output Output Pin Name Input/Output Functions Vcc, Power source Apply 5 V ± 10 % to Vcc and 0 V to Vss. Vss CNVss CNVss input Input Connect to Vcc._____ RESET Reset input Input When “L” level is applied to this pin, the microcomputer enters the reset state. These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT . When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open._ E Enable output Output When output level of E signal is “L”, data/instruction read or data write is performed. BYTE Bus width Input This pin determines whether the external data bus has an 8-bit width or a 16-bit width. selection input The data bus has a 16-bit width when “L” signal is input and an 8-bit width when “H” signal is input. AVcc, Analog power Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss. AVss source input VREF Reference Input This is reference voltage input pin for the A-D converter. voltage input P00/A0 – Address (low- Output Address (A 0 – A7) is output. P07/A7 order) output P10/A8/D8 – Address (middle I/O When the BYTE pin is set to “L” and external data bus has a 16-bit width, high-order data P17/A15/D15 -order) (D 8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is “H” and an output/data external data bus has an 8-bit width, only address (A 8 – A15) is output. (high-order) I/O P20/A16/D0 – Address (high- I/O Low-order data (D 0 – D7) is input/output or an address (A16 – A23) is output. P27/A23/D7 order) output/data (low-order) I/O_ P30/R/W Read/Write Output “H” indicates the read status and “L” indicates the write status. output___ P31/BHE Byte high Output “L” is output when an odd-numbered address is accessed. enable output P32/ALE Address latch Output This is used to retrieve only the address from address and data multiplex signal. enable output____ P33/HLDA Hold acknow- Output This outputs “L” level when the microcomputer enters hold state after a hold request is accepted. ledge output____ HOLD Hold request Input ____ This is an input pin for HOLD request signal. The microcomputer enters into hold state while this RDY Ready input Input ___ This is an input pin for RDY signal. The microcomputer enters into ready state while this signal is “L”. P42/ 1 Clock output Output This pin outputs the clock 1. P43 – P47 I/O port P4 I/O These pins become a 5-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset. P50 – P57 I/O port P5 I/O In addition to having the same functions as port P4, these pins also function as I/O pins for timers__ __ A0 to A3 and input pins for key input interrupt input (KI0 – KI3). P60 – P67 I/O port P6 I/O In addition to having the same functions as port P4, these pins also function as I/O pins for timer___ ___ A4, input pins for external interrupt input (INT0 – INT2) and input pins for timers B0 to B2. P67 also functions as sub-clock SUB output pin. P70 – P77 I/O port P7 I/O In addition to having the same functions as port P4, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT ) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both. P80 – P87 I/O port P8 I/O In addition to having the same functions as port P4, these pins also function as I/O pins for UART 0 and UART 1.

16-BIT CMOS MICROCOMPUTERNew product Fig. 1 Memory map BASIC FUNCTION BLOCKS The M37733S4BFP has the same functions as the M37733MHBXXXFP except for the following : (1) The memory map is different. (2) The processor mode is different. (3) The reset circuit is different. (4) Pulse output port mode of timer A is available. (5) The function of ROM area modification is not available. MEMORY The memory map is shown in Figure 1. The address space has a capacity of 16 Mbytes and is allocated to addresses from 0 16 to FFFFFF 16. The address space is divided by 64-Kbyte unit called bank. The banks are numbered from 016 to FF16. Built-in RAM and control registers for internal peripheral devices are assigned to bank 0 16. Addresses FFD616 to FFFF16 are the RESET and interrupt vector addresses and contain the interrupt vectors. Use ROM for memory of this address. The 2048-byte area allocated to addresses from 80 16 to 87F16 is the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call or interrupts. Peripheral devices such as I/O ports, A-D converter, serial I/O, timer, and interrupt control registers are allocated to addresses from 0 16 to 7F16. A 256-byte direct page area can be allocated anywhere in bank 016 by using the direct page register (DPR). In the direct page addressing mode, the memory in the direct page area can be accessed with two words. Hence program steps can be reduced. A-D/UART2 trans./rece. Timer B2 Timer B1 Timer B0 Timer A4 Timer A3 Timer A2 Timer A1 Timer A0 INT2/Key input INT0 Watchdog timer DBC BRK instruction Zero divide RESET Internal peripheral devices control registers refer to Fig. 2 for detail information Interrupt vector table 00000016 00FFFF 16 01000016 01FFFF 16 Bank 016 Bank 116 FE0000 16 FEFFFF 16 FF000016 FFFFFF 16 Bank FF16 Bank FE16 00FFFF 16 00FFD6 16 00087F16 00000016 00007F16 00008016 Internal RAM 2048 bytes 00FFFE 16 00FFD6 16 00007F16 00000016 UART1 transmission UART1 receive UART0 transmission UART0 receive INT1 : Internal : External

16-BIT CMOS MICROCOMPUTERNew product Fig. 2 Location of internal peripheral devices and interrupt control registers UART 0 transmission interrupt control register UART 1 transmission interrupt control register INT2/Key input interrupt control register Port P1 direction register UART 0 transmit/receive mode register UART 0 baud rate register (BRG0) UART 0 transmit/receive control register 0 UART 0 transmit/receive control register 1 UART 0 transmission buffer register UART 1 transmit/receive control register 0 UART 1 transmit/receive mode register UART 1 baud rate register (BRG1) UART 1 transmit/receive control register 1 UART 0 receive buffer register UART 1 transmission buffer register UART 1 receive buffer register Port P0 register A-D register 0 A-D register 2 Port P1 register Port P0 direction register Port P2 register Port P3 register Port P4 register Port P5 register Port P6 register Port P7 register Port P8 register A-D control register 0 A-D control register 1 A-D register 1 A-D register 3 A-D register 4 A-D register 5 000000 000001 000002 000003 000005 000006 000007 000008 000009 000010 000011 000012 000013 000014 000015 000016 000017 000018 000019 00001A 00001B 00001C 00001D 00001E 00001F 000020 000021 000022 000023 000024 000025 000026 000027 000028 000029 00002A 00002B 00002C 00002D 00002E 00002F 000030 000031 000032 000033 000034 000035 000036 000037 000038 000039 00003A 00003B 00003C 00003D 00003E 00003F 00000B 00000C 00000D 00000E 00000F 00000A 000004 000040 000041 000042 000043 000045 000046 000047 000048 000049 000050 000051 000052 000053 000054 000055 000056 000057 000058 000059 00005A 00005B 00005C 00005D 00005E 00005F 000060 000061 000062 000063 000064 000065 000066 000067 000068 000069 00006A 00006B 00006C 00006D 00006E 00006F 000070 000071 000072 000073 000074 000075 000076 000077 000078 000079 00007A 00007B 00007C 00007D 00007E 00007F 00004B 00004C 00004D 00004E 00004F 00004A 000044 Address (Hexadecimal notation) Address (Hexadecimal notation) Timer A1 register Timer A4 register Timer A2 register Timer A3 register Timer B0 register Timer B1 register Timer B2 register Count start flag One-shot start flag Up-down flag Timer A0 register Timer A0 mode register Timer A1 mode register Timer A2 mode register Timer A4 mode register Timer B0 mode register Timer B1 mode register Timer B2 mode register Processor mode register 0 Watchdog timer register Watchdog timer frequency selection flag A-D/UART2 trans./rece. interrupt control register UART 0 receive interrupt control register UART 1 receive interrupt control register Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer A4 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register Timer B2 interrupt control register INT0 interrupt control register INT1 interrupt control register Processor mode register 1 Oscillation circuit control register 1 Serial transmit control register Port function control register Oscillation circuit control register 0 Timer A3 mode register Port P2 direction register Port P3 direction register Port P4 direction register Port P5 direction register Port P6 direction register Port P7 direction register Port P8 direction register Pulse output data register 1 Pulse output data register 0 A-D register 6 A-D register 7 Waveform output mode register UART2 transmit/receive mode register UART2 baud rate register (BRG2) UART2 transmission buffer register UART2 transmit/receive control register 0 UART2 transmit/receive control register 1 UART2 receive buffer register Reserved area (Note) Note . Do not write to this address.

16-BIT CMOS MICROCOMPUTERNew product RTP1 0, RTP11, RTP12, and RTP13 are applied pulse width modulation by timer A3 by setting the pulse width modulation selection bit by timer A3 (bit 5) of the waveform output mode register to “1”. RTP0 0, RTP01, RTP02, and RTP03 are applied pulse width modulation by timer A1 by setting the pulse width modulation selection bit by timer A1 (bit 4) of the waveform output mode register to “1”. The contents of the pulse output data register 0 can be reversed and output to pulse output ports RTP0 0, RTP01, RTP02, and RTP03 by the polarity selection bit (bit 3) of the waveform output mode register. When the polarity selection bit is “0”, the contents of the pulse output data register 0 is output unchangeably, and when “1”, the contents of the pulse output data register 0 is reversed and output. When pulse width modulation is applied, likewise the polarity reverse to pulse width modulation can be selected by the polarity selection bit. Fig. 4 Waveform output mode register bit configuration Fig. 5 Timer A0, A2 mode register bit configuration in pulse output port mode Fig. 6 Pulse output data register bit configuration Weveform output selection bit 0 0 : Parallel port 0 1 : RTP1 selected 1 0 : RTP0 selected 1 1 : RTP1 and RTP0 selected Pulse width modulation selection bit by timer A3 0 : Not modulated 1 : Modulated Always “0” 765432 0 1 Weveform output mode register 6216 Address Polarity selection bit 0 : Positive polarity 1 : Negative polarity Pulse width modulation selection bit by timer A1 0 : Not modulated 1 : Modulated Always “100” in pulse output port mode Clock source selection bit 0 0 : Select f 0 1 : Select f16 1 0 : Select f64 1 1 : Select f512 765432 0 1 Timer A0 mode register 5616 Timer A2 mode register 5816 Address Not used in pulse output port mode Always “00” in pulse output port mode 0 0 X 1 0 0 RTP0 0 output data 765432 0 1 Address RTP0 1 output data RTP0 2 output data RTP0 3 output data Pulse output data register 0 1D16 RTP1 0 output data 765432 0 1 Pulse output data register 1 1C16 Address RTP1 1 output data RTP1 2 output data RTP1 3 output data

16-BIT CMOS MICROCOMPUTERNew product Fig. 7 Example of waveforms in pulse output port mode Output signal at each time when timer A2 becomes 000016 Example of pulse output port (RTP10 – RTP13) RTP1 3 (P57) RTP1 1 (P55) RTP1 0 (P54) RTP1 2 (P56) Output signal at each time when timer A2 becomes 0000 Example of pulse output port (RTP10 – RTP13) when pulse width modulation is applied by timer A3. RTP1 3 (P57) RTP1 1 (P55) RTP1 0 (P54) RTP1 2 (P56) Output signal at each time when timer A0 becomes 0000 Example of pulse output port (RTP00 – RTP03) when pulse width modulation is applied by timer A1 with polarity selection bit = “1”. RTP0 3 (P53) RTP0 1 (P51) RTP0 0 (P50) RTP0 2 (P52)

16-BIT CMOS MICROCOMPUTERNew product PROCESSOR MODE The bits 0 of processor mode register 0 as shown in Figure 8 is used to select which mode of microprocessor mode, and evaluation chip mode. Figure 9 shows functions of P0 0/A0 to P47 pins in each mode. The external memory area also changes when the mode changes. Figure 10 shows the memory map for each mode. The accessing of the external memory is affected by the BYTE pin, the bit 2 (wait bit) of processor mode register 0, and bit 0 (wait selection bit) of processor mode register 1.

• BYTE pin When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16- bit width. The data bus width is 8 bits when the level of the BYTE pin is “H”, and P2 0/A16/D0 to P27/A23/D7 pins become the data I/O pins. The data bus width is 16 bits when the level of the BYTE pin is “L”, and both P2 0/A16/D0 to P27/A23/D7 pins and P10/A8/D8 to P17/A15/ D15 pins become the data I/O pins. When accessing the internal memory, the data bus width is always 16 bits regardless of the BYTE pin level. Fig. 8 Processor mode register bit configuration Not used Processor mode bit 0 : Microprocessor mode 1 : Evaluation chip mode Wait bit 0 : Wait 1 : No Wait Software reset bit Reset occurs when this bit is set to “1” Interrupt priority detection time selection bit 0 0 : Internal clock5 7 0 1 : Internal clock5 4 1 0 : Internal clock5 2 This bit must be “0” 765432 0 1

0 Processor mode register 0

16Processor mode register 1 Wait selection bit 0 : Wait 0 1 : Wait 1 765432 0 1 This bit must be “1” (becomes “1” after reset release)

16-BIT CMOS MICROCOMPUTERNew product Address A0-A7 Address Data(odd) PM 1 PM 0 Mode Microprocessor mode Evaluation Chip modePin 0/A0 - P07/A7 P10/A8/D8 BYTE = “L” BYTE = “H” BYTE = “L” BYTE = “H” P00/A0 Same as left A8 to A15 E E P07/A7 P17/A15/D15 P10/A8/D8 P17/A15/D15 Address A8-A15 E P10/A8/D8 P17/A15/D15 P20/A16/D0 P27/A23/D7 Address Data(even) A16 to A23E P20/A16/D0 P27/A23/D7 Address Data(even, odd) A16 to A23E P27/A23/D7 –P20/A16/D0 Same as left P43 to P47 P42/ 1, RDY, HOLD, Address Data(odd) A8 to A15E P10/A8/D8 P17/A15/D15 Ports P4, P5 and their direction registers are treated as 16-bit wide bus. Same as left Address Data(even, odd) A16 to A23E P27/A23/D7 –P20/A16/D0 Ports P4, P5 and their direction registers are treated as 16-bit wide bus. E P46 VPA DBCP47 P45 VDA QCLP44 MXP43 P42/ 1 RDY HOLD HLDA E P30/R/W P31/BHE E I/O Port P43 P47 P42/ 1 R/W BHE P32/ALE ALE P33/HLDA HOLDHOLD RDYRDY P30/R/W , P31/BHE , P32/ALE, P33/HLDA Same as left (Note) (Note) Fig. 9 Relationship between pins P00 /A0 to P47 and processor modes Note. The signal output disable selection bit (bit 6 of the oscillation circuit control register 0) can stop the 1 output in the microprocessor mode. In the microprocessor mode, signal E can also be fixed to “H” when the internal memory area is accessed.

16-BIT CMOS MICROCOMPUTERNew product Fig. 11 Relationship between wait bit, wait selection bit, and access time

• Wait bit As shown in Figure 11, when the external memory area is accessed with the processor mode register 0 (address 5E16) bit 2 (wait bit) cleared to “0”, the access time can be extended compared with no wait (the wait bit is “1”). The access time is extended in two ways and this is selected with bit 0 (wait selection bit) of processor mode register 1 (address 5F 16). When this bit is “1”, the access time is 1.5 times compared to that for no wait. When this bit is “0”, the access time is twice compared to that for no wait. At reset, the wait bit and the wait selection bit are “0”. The accessing of internal memory area is performed in no wait mode regardless of the wait bit. The processor modes are described below. Fig. 10 External memory area for each processor mode (1) Microprocessor mode [10] Microprocessor mode is entered by connecting the CNVss pin to Vcc and starting from reset. Signal E is output from pin E and is “L” during the data/instruction code read or data write term. When the internal memory area is read or written, E can be fixed to “H” by setting the signal output disable selection bit (bit 6 of oscillation circuit control register 0) to “1”. 0/A0 to P07/A7 pins become address output pins. P10/A8/D8 to P17/A15/D15 pins have two functions depending on the level of the BYTE pin. When the BYTE pin level is “L”, P1 0/A8/D8 to P17/A15/D15 pins function as an address output pin while E is “H” and as an odd address data I/O pin while E is “L”. However, if an internal memory is read, external data is ignored while E is “L”. When the BYTE pin level is “H”, P10/A8/D8 to P17/A15/D15 pins function as an address output pin. When the BYTE pin level is “L”, P2 0/A16/D0 to P27/A23/D7 pins function as an address output pin while E is “H” and as an even address data I/O pin while E is “L”. However, if an internal memory is read, external data is ignored while E is “L”. R/W is a read /write signal which indicates a read when it is “H” and a write when it is “L”. ___ BHE is a byte high enable signal which indicates that an odd address is accessed when it is “L”. Therefore, two bytes at even and odd addresses are accessed ___ simultaneously if address A0 is “L” and BHE is “L”. ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is “H” to let the address signal pass through and held while ALE is “L”. 16 8016 87F16 87F16 SFR RAM Evaluation chip mode The shaded area is the external memory area. SFR 0016 FFFFFF 16 RAM Microprocessor mode FFFFFF 16 216 A16 C 16 Wait bit “1” (No wait) Internal clock Ai/Dj E ALE Ai/Dj Wait bit “0” (Wait 1) E ALE Access time Access time Address Data Address Data Address Data Address Data Ai/Dj Wait bit “0” (Wait 0) E ALE Access time Address Data Address

when the microcomputer receives HOLD input and enters hold state. clock falls from “H” level to “L” level while the bus is not used. stops at “L”. RDY is used when slow external memory is attached. bit “1”. In this case, write “1” to the port P42 direction register. are the same as those in microprocessor mode. an internal memory is read, external data is ignored while E is “L”. external data is ignored while E is “L”. internal memory regardless of the wait bit. regardless of signal output disable selection bit. respectively. Port P47 becomes the DBC input pin. is output if the CPU is using flag x. read from the instruction queue buffer. CPU is reading an instruction code from the instruction queue buffer. Table 1. Relationship between CNVss pin input levels and processor

• Microprocessor (• Evaluation chip)Vss Microprocessor mode upon starting after reset. 2 • Vcc • Evaluation chip Evaluation chip mode only. E E is output when the internal/external memory E is output only when the external memory area is accessed. area is accessed. After WIT/STP instruction is executed, “L” is output after WIT/STP instruction is “H” is output. executed. Microprocessor mode ∗ Standby state selection bit (bit 0 of port function control register) must be set to “1”. 1 Clock 1 is output. “H”or “L” is output. (Output the content of P42 latch.) ∗ Port P42 direction register must be set to “1”.

Table 2. Function of signal output disable selection bit CM6 (bit 6 of oscillation circuit control register 0) Note. Functions shown in Table 2 cannot be emulated in a debugger.

16-BIT CMOS MICROCOMPUTERNew product Fig. 13 Example of a reset circuit VCCRESET RESET VCC 4.5V 0.9V Power on Note. In this case, stabilized clock is input from the external to the main-clock oscillation circuit. Perform careful evalvation at the system design level before using.ADDRESSING MODES The M37733S4BFP has 28 powerful addressing modes. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE - CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode. MACHINE INSTRUCTION LIST The M37733S4BFP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE - CHIP 16-BIT MICROCOMPUTERS for details.

16-BIT CMOS MICROCOMPUTERNew product Limits Min. Typ. Max. f(XIN) : Operating 4.5 5.0 5.5 f(XIN) : Stopped, f(XCIN) = 32.768 kHz 2.7 5.5 AVcc Analog power source voltage Vcc V Vss Power source voltage 0V AVss Analog power source voltage 0 V High-level input voltage HOLD , RDY , P43 – P47, P50 – P57, P60 – P67, P70 – P77, ____ P80 – P87, XIN, RESET , CNVss, BYTE, XCIN (Note 3) High-level input voltage P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7___ ___ Low-level input voltage HOLD , RDY , P43 – P47, P50 – P57, P60 – P67, P70 – P77,____ P80 – P87, XIN, RESET , CNVss, BYTE, XCIN (Note 3) Low-level input voltage P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7 High-level peak output current P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,_ ___ P20/A16/D0 – P27/A23/D7, P30/R/W , P31/BHE ,___ P32/ALE, P33/HLDA , P42/ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P75, P80 – P87 High-level average output current P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,_ ___ P20/A16/D0 – P27/A23/D7, P30/R/W , P31/BHE ,____ P32/ALE, P33/HLDA , P42/ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P75, P80 – P87 Low-level peak output current P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,_ ___ P20/A16/D0 – P27/A23/D7, P30/R/W , P31/BHE ,____ P32/ALE, P33/HLDA , P42/ 1, P43, P54 – P57, P60 – P67, P70 – P75, P80 – P87 Low-level peak output current P44 – P47, P50 – P53 Low-level average output current P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,_ ___ P20/A16/D0 – P27/A23/D7, P30/R/W , P31/BHE ,____ P32/ALE, P33/HLDA , P42/ 1, P43, P54 – P57, P60 – P67, P70 – P75, P80 – P87 IOL(avg) Low-level average output current P44 – P47, P50 – P53 15 mA f(XIN) Main-clock oscillation frequency (Note 4) 25 MHz f(XCIN) Sub-clock oscillation frequency 32.768 50 kHz Symbol Parameter Conditions Ratings Unit Vcc Power source voltage –0.3 to +7 V AVcc Analog power source voltage –0.3 to +7 V VI ____ Input voltage RESET , CNVss, BYTE –0.3 to +12 V Input voltageP10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P43 – P47, P80 – P87, VREF , XIN, HOLD , RDY Output voltageP00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,_ P31/BHE , P32/ALE, P33/HLDA , P42/ 1, P43 – P47, P50 – P57, P60 – P67,_ P70 – P77, P80 – P87, XOUT , E Pd Power dissipation Ta = 25 °C 300 mW Topr Operating temperature –20 to +85 °C Tstg Storage temperature –40 to +150 °C Unit RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V ± 10 %, Ta = –20 to +85 °C, unless otherwise noted) V Notes 1. Average output current is the average value of a 100 ms interval. _ ___ 2. The sum of IOL(peak) for ports P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P30/R/W , P31/BHE , P32/ALE, P33/ ____ HLDA and P8 must be 80 mA or less, the sum of IOH(peak) for ports P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/ D 7, P30/R/W , P31/BHE , P32/ALE, P33/HLDA and P8 must be 80 mA or less, the sum of IOL(peak) for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of IOH(peak) for ports P4, P5, P6, and P7 must be 80 mA or less. 3. Limits VIH and VIL for XCIN are applied when the sub clock external input selection bit = “1”. 4. The maximum value of f(XIN) = 12.5 MHz when the main clock division selection bit = “1”.

0.8 Vcc

0.5 Vcc

V V V V mA mA mA mA mA ABSOLUTE MAXIMUM RATINGS VI VO –0.3 to Vcc + 0.3 V –0.3 to Vcc + 0.3 V Parameter Symbol Vcc Power source voltage Vcc Vcc 0.2Vcc 0.16Vcc VIH VIH VIL VIL IOH(peak) IOH(avg) IOL(peak) IOL(peak) IOL(avg) –10

16-BIT CMOS MICROCOMPUTERNew product Unit ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = –20 to +85 °C, f(XIN) = 25 MHz, unless otherwise noted) Symbol Parameter Test conditions 4.7 3.1 4.8 3.4 4.8 0.4 0.2 0.1 0.1 –0.25 0.45 1.9 0.43 1.6 0.4 0.5 0.4 0.4 –1.0 IOH = –10 mA IOH = –400 A IOH = –10 mA IOH = –400 A IOH = –10 mA IOH = –400 A IOL = 10 mA IOL = 20 mA IOL = 2 mA IOL = 10 mA IOL = 2 mA IOL = 10 mA IOL = 2 mA VCC = 5 V VI = 5 V VI = 0 V V I = 0 V, without a pull-up transistor V I = 0 V, with a pull-up transistor When clock is stopped High-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,___ P20/A16/D0 – P27/A23/D7, P33/HLDA , P42/ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87 High-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,___ P20/A16/D0 – P27/A23/D7, P33/HLDA , P42/ 1 _ ___ High-level output voltage P30/R/W , P31/BHE , P32/ALE High-level output voltage E Low-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,___ P20/A16/D0 – P27/A23/D7, P33/HLDA , P42/ 1, P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87 Low-level output voltage P44 – P47, P50 – P53 Low-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15,___ P20/A16/D0 – P27/A23/D7, P33/HLDA , P42/ 1 _ ___ Low-level output voltage P30/R/W , P31/BHE , P32/ALE Low-level output voltage E Hysteresis INT0 – INT2, AD TRG , CTS 0, CTS 1, CTS 2, CLK0,__ __ Hysteresis RESET Hysteresis XIN Hysteresis XCIN (When external clock is input) High-level input current P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P43 – P47, XIN, RESET , CNVss, BYTE Low-level input current P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P43 – P47, P80 – P87, XIN, RESET , CNVss, BYTE Low-level input current P54 – P57, P62 – P64 RAM hold voltage VOH VOH VOH VOH VOL VOL VOL VOL VOL VT+ – VT– VT+ – VT– VT+ – VT– VT+ – VT– IIH IIL IIL VRAM –0.5 V V V V V V V V V V V V V V V A A A mA V Limits Typ. Max.Min.

16-BIT CMOS MICROCOMPUTERNew product VCC = 5 V, f(XIN) = 25 MHz (square waveform), (f(f2) = 12.5 MHz), f(XCIN) = 32.768 kHz, in operating (Note 1) VCC = 5 V, f(XIN) = 25 MHz (square waveform), f(XCIN) = Stopped, in operating (Note 1) VCC = 5 V, f(XIN) = 25 MHz (square waveform), f(XCIN) = 32.768 kHz, when a WIT instruction is executed (Note 2) V CC = 5 V, f(XIN) = Stopped, f(XCIN) = 32.768 kHz, in operating (Note 3) V CC = 5 V, f(XIN) = Stopped, f(XCIN) = 32.768 kHz, when a WIT instruction is executed (Note 4) Ta = 25 °C, when clock is stopped Ta = 85 °C, when clock is stopped mA mA A A A A A Max. 22.8 3.2 120 Limits Typ. 11.4 1.6 UnitMin. Test conditions Symbol Parameter ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = –20 to +85 °C, unless otherwise noted) When external bus is in use, output pins are open, and other pins are V SS . Power source currentI CC Limits Min. Typ. Max. — Resolution V REF = VCC 10 Bits — Absolute accuracy V REF = VCC ± 3 LSB RLADDER Ladder resistance V REF = VCC 10 25 k Ω tCONV Conversion time 9.44 s VREF Reference voltage 2 V CC V VIA Analog input voltage 0 V REF V Symbol Parameter Test conditions Unit A–D CONVERTER CHARACTERISTICS (VCC = AVCC = 5 V, VSS = AVSS = 0 V, Ta = –20 to +85 °C, f(XIN) = 25 MHz, unless otherwise noted (Note)) Note. This applies when the main clock division selection bit = “0” and f(f2) = 12.5 MHz. Notes 1. This applies when the main clock external input selection bit = “1”, the main clock division selection bit = “0”, and the signal output stop bit = “1”. 2. This applies when the main clock external input selection bit = “1” and the system clock stop bit at wait state = “1”. 3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock. 4. This applies when the XCOUT drivability selection bit = “0” and the system clock stop bit at wait state = “1”.

16-BIT CMOS MICROCOMPUTERNew product Limits Min. Max. tc External clock input cycle time (Note 1) 40 ns tw(H) External clock input high-level pulse width (Note 2) 15 ns tw(L) External clock input low-level pulse width (Note 2) 15 ns tr External clock rise time 8n s tf External clock fall time 8n s TIMING REQUIREMENTS (VCC = 5 V ± 10 %, VSS = 0 V, Ta = –20 to +85 °C, f(XIN) = 25 MHz, unless otherwise noted (Note 1)) Notes 1. This applies when the main clock division selection bit = “0” and f(f2) = 12.5 MHZ. 2. Input signal’s rise/fall time must be 100 ns or less, unless otherwise noted. External clock input UnitSymbol Parameter Notes 1. When the main clock division selection bit = “1”, the minimum value of tc = 80 ns. 2. When the main clock division selection bit = “1”, values of tw(H) / tc and tw(L) / tc must be set to values from 0.45 through 0.55. Microprocessor mode UnitSymbol Parameter Limits Min. Max. tsu(P4D–E) Port P4 input setup time 60 ns tsu(P5D–E) Port P5 input setup time 60 ns tsu(P6D–E) Port P6 input setup time 60 ns tsu(P7D–E) Port P7 input setup time 60 ns tsu(P8D–E) Port P8 input setup time 60 ns th(E–P4D) Port P4 input hold time 0n s th(E–P5D) Port P5 input hold time 0n s th(E–P6D) Port P6 input hold time 0n s th(E–P7D) Port P7 input hold time 0n s th(E–P8D) Port P8 input hold time 0n s tsu(D–E) Data input setup time 32 ns tsu(RDY– 1) ___ RDY input setup time 55 ns tsu(HOLD– 1) ____ HOLD input setup time 55 ns th(E–D) Data input hold time 0n s th( 1–RDY) ___ RDY input hold time 0n s th( 1–HOLD) ____ HOLD input hold time 0n s

16-BIT CMOS MICROCOMPUTERNew product Limits Min. Max. tc(TA) TAiIN input cycle time 80 ns tw(TAH) TAiIN input high-level pulse width 40 ns tw(TAL) TAiIN input low-level pulse width 40 ns UnitSymbol parameter Timer A input (Count input in event counter mode) Limits Min. Max. tc(TA) TAiIN input cycle time (Note) 320 ns tw(TAH) TAiIN input high-level pulse width (Note) 160 ns tw(TAL) TAiIN input low-level pulse width (Note) 160 ns UnitSymbol parameter Timer A input (Gating input in timer mode) Note. Limits change depending on f(XIN). Refer to “DATA FORMULAS.” Limits Min. Max. tc(TA) TAiIN input cycle time (Note) 320 ns tw(TAH) TAiIN input high-level pulse width 80 ns tw(TAL) TAiIN input low-level pulse width 80 ns UnitSymbol parameter Timer A input (External trigger input in one-shot pulse mode) Note. Limits change depending on f(XIN). Refer to “DATA FORMULAS.” Limits Min. Max. tw(TAH) TAiIN input high-level pulse width 80 ns tw(TAL) TAiIN input low-level pulse width 80 ns UnitSymbol parameter Timer A input (External trigger input in pulse width modulation mode) Limits Min. Max. tc(UP) TAiOUT input cycle time 2000 ns tw(UPH) TAiOUT input high-level pulse width 1000 ns tw(UPL) TAiOUT input low-level pulse width 1000 ns tsu(UP–TIN) TAiOUT input setup time 400 ns th(TIN–UP) TAiOUT input hold time 400 ns UnitSymbol parameter Timer A input (Up-down input in event counter mode) Limits Min. Max. tc(TA) TAjIN input cycle time 800 ns tsu(TAjIN–TAjOUT ) TAjIN input setup time 200 ns tsu(TAjOUT –TAjIN) TAjOUT input setup time 200 ns UnitSymbol parameter Timer A input (Two-phase pulse input in event counter mode)

16-BIT CMOS MICROCOMPUTERNew product Limits Min. Max. tc(TB) TBiIN input cycle time (one edge count) 80 ns tw(TBH) TBiIN input high-level pulse width (one edge count) 40 ns tw(TBL) TBiIN input low-level pulse width (one edge count) 40 ns tc(TB) TBiIN input cycle time (both edges count) 160 ns tw(TBH) TBiIN input high-level pulse width (both edges count) 80 ns tw(TBL) TBiIN input low-level pulse width (both edges count) 80 ns UnitSymbol Parameter Timer B input (Count input in event counter mode) Limits Min. Max. tc(TB) TBiIN input cycle time (Note) 320 ns tw(TBH) TBiIN input high-level pulse width (Note) 160 ns tw(TBL) TBiIN input low-level pulse width (Note) 160 ns UnitSymbol Parameter Timer B input (Pulse period measurement mode) Limits Min. Max. tc(TB) TBiIN input cycle time (Note) 320 ns tw(TBH) TBiIN input high-level pulse width (Note) 160 ns tw(TBL) TBiIN input low-level pulse width (Note) 160 ns UnitSymbol Parameter Timer B input (Pulse width measurement mode) Note. Limits change depending on f(XIN). Refer to “DATA FORMULAS.” Limits Min. Max. tc(CK) CLK i input cycle time 200 ns tw(CKH) CLK i input high-level pulse width 100 ns tw(CKL) CLK i input low-level pulse width 100 ns td(C–Q) TXD i output delay time 80 ns th(C–Q) TXD i hold time 0n s tsu(D–C) RXD i input setup time 30 ns th(C–D) RXD i input hold time 90 ns UnitSymbol Parameter A-D trigger input UnitSymbol Parameter Serial I/O UnitSymbol Parameter External interrupt INTi input, key input interrupt KIi input Limits Min. Max. tw(INH) ___ INTi input high-level pulse width 250 ns tw(INL) ___ INTi input low-level pulse width 250 ns tw(KIL) KIi input low-level pulse width 250 ns Limits Min. Max. tc(AD) ____ AD TRG input cycle time (minimum allowable trigger) 1000 ns tw(ADL) ____ AD TRG input low-level pulse width 125 ns Note. Limits change depending on f(XIN). Refer to “DATA FORMULAS.”

16-BIT CMOS MICROCOMPUTERNew product DATA FORMULAS Timer A input (Gating input in timer mode) 8 5 109 2 • f(f2) 4 5 109 2 • f(f2) 4 5 109 2 • f(f2) Limits Min. Max.Symbol Parameter Unit tc(TA) TAiIN input cycle time tw(TAH) TAiIN input high-level pulse width tw (TAL ) TAi IN input low-level pulse width ns ns ns 8 5 109 2 • f(f2) Timer A input (External trigger input in one-shot pulse mode) Limits Min. Max.Symbol Parameter Unit tc(TA) TAiIN input cycle time ns Timer B input (In pulse period measurement mode or pulse width measurement mode) Limits Min. Max.Symbol Parameter Unit ns ns ns tc(TB) TBiIN input cycle time tw(TBH) TBiIN input high-level pulse width tw(TBL) TBiIN input low-level pulse width 8 5 109 2 • f(f2) 4 5 109 2 • f(f2) 4 5 109 2 • f(f2) Note. f(f2) expresses the clock f2 frequency. For the relation to the main clock and sub clock, refer to Table 9 in data sheet “M37733MHBXXXFP”.

16-BIT CMOS MICROCOMPUTERNew product SWITCHING CHARACTERISTICS (VCC = 5 V ± 10 %, VSS = 0 V, Ta = –20 to +85°C, f(XIN) = 25 MHz, unless otherwise noted (Note)) UnitSymbol Parameter Test conditions Note. This applies when the main clock division selection bit = “0” and f(f2) = 12.5 MHz. Limits Min. Max. td(E–P4Q) Port P4 data output delay time 80 ns td(E–P5Q) Port P5 data output delay time 80 ns td(E–P6Q) Port P6 data output delay time 80 ns td(E–P7Q) Port P7 data output delay time 80 ns td(E–P8Q) Port P8 data output delay time 80 ns Microprocessor mode Fig. 14 Measuring circuit for each pin 50 pF A 0 – A 7 A 8/D 8 – A 23/D 7 R/W BHE ALE HLDA P 4 P 5 P 6 P 7 P 8 E Fig. 14

16-BIT CMOS MICROCOMPUTERNew product Address output delay time Address output delay time Address hold time ALE pulse width Address output setup time Address hold time ALE output delay time Data output delay time Data hold time E pulse width Floating start delay time Floating release delay time ___ BHE output delay time R/W output delay time ___ BHE hold time R/W hold time 1 output delay time ____ HLDA output delay time No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 t d(An–E) td(A–E) th(E–An) tw(ALE) tsu(A–ALE) th(ALE–A) td(ALE–E) td(E–DQ) th(E–DQ) tw(EL) tpxz(E–DZ) tpzx(E–DZ) td(BHE–E) td(R/W–E) th(E–BHE) th(E–R/W) td(E– 1) td( 1–HLDA) Limits Wait mode Min. Max. Microprocessor mode (VCC = 5 V ± 10 %, VSS = 0 V, Ta = 25 °C, f(XIN) = 25 MHz, unless otherwise noted (Note 1)) Symbol Parameter Test conditions Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Fig. 14 130 Notes 1. This applies when the main clock division selection bit = “0” and f(f2) = 12.5 MHz. 2. No wait : Wait bit = “1”. Wait 1 : The external memory area is accessed with wait bit = “0” and wait selection bit = “1”. Wait 0 : The external memory area is accessed with wait bit = “0” and wait selection bit = “0”. (Note2)

16-BIT CMOS MICROCOMPUTERNew product 1 5 109 2 • f(f2) td(An–E) td(A–E) th(E–An) tw(ALE) tsu(A–ALE) th(ALE–A) td(ALE–E) td(E–DQ) th(E–DQ) tw(EL) tpxz(E–DZ) tpzx(E–DZ) td(BHE–E) td(R/W–E) th(E–BHE) th(E–R/W) td(E– 1) Address output delay time Address output delay time Address hold time ALE pulse width Address output setup time Address hold time ALE output delay time Data output delay time Data hold time E pulse width Floating start delay time Floating release delay time ___ BHE output delay time R/W output delay time ___ BHE hold time R/W hold time 1 output delay time ns ns ns ns ns ns ns ns Bus timing data formulas (VCC = 5 V ± 10 %, VSS = 0 V, Ta = –20 to +85 °C, f(XIN) = 25 MHz (Max.), unless otherwise noted (Note 1)) Limits Wait mode Min. Max.Symbol Parameter Unit 1 5 109 2 • f(f2) 3 5 109 2 • f(f2) 1 5 109 2 • f(f2) 3 5 109 2 • f(f2) 1 5 109 2 • f(f2) 1 5 109 2 • f(f2) 2 5 109 2 • f(f2) 1 5 109 2 • f(f2) 2 5 109 2 • f(f2) ns ns ns ns ns ns ns ns ns ns 1 5 109 2 • f(f2) ns ns ns ns ns ns 1 5 109 2 • f(f2) 1 5 109 2 • f(f2) 2 5 109 2 • f(f2) 4 5 109 2 • f(f2) ns ns – 28 – 33 – 28 – 45 – 22 – 18 – 23 – 35 – 35 – 25 – 30 – 22 – 30 – 30 – 22 – 28 – 33 – 28 – 33 – 22 – 22 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 No wait Wait 1 Wait 0 Notes 1. This applies when the main-clock division selection bit = “0”. 2. f(f2) expresses the clock f2 frequency. For the relation to the main clock and sub clock, refer to Table 9 in data sheet “M37733MHBXXXFP”. 1 5 109 2 • f(f2) 1 5 109 2 • f(f2) 3 5 109 2 • f(f2) 1 5 109 2 • f(f2) 3 5 109 2 • f(f2) 1 5 109 2 • f(f2)

16-BIT CMOS MICROCOMPUTERNew product tw(H) td(E–P4Q) td(E–P5Q) td(E–P6Q) td(E–P7Q) td(E–P8Q) E XIN Port P4 output Port P4 input Port P5 output Port P5 input Port P6 output Port P6 input Port P7 output Port P7 input Port P8 output Port P8 input tsu(P4D–E) tsu(P5D–E) tsu(P6D–E) tsu(P7D–E) tsu(P8D–E) tr tf tw(L)tc th(E–P4D) th(E–P5D) th(E–P6D) th(E–P7D) th(E–P8D) TIMING DIAGRAM

16-BIT CMOS MICROCOMPUTERNew product TAiIN input TAiOUT input tc(TA) tw(TAH) tw(TAL) tc(UP) tw(UPH) tw(UPL) th(TIN–UP) tsu(UP–TIN) TAiOUT input (Up-down input) TAiIN input (when count by falling) TAiIN input (when count by rising) In event count mode tc(TB) tw(TBH) tw(TBL) TBiIN input tsu(TAjIN–TAjOUT ) tsu(TAjIN–TAjOUT ) tsu(TAjOUT –TAjIN) tsu(TAjOUT –TAjIN) TAjIN input TAjOUT input In event counter mode (When two-phase pulse input is selected) tc(TA)

16-BIT CMOS MICROCOMPUTERNew product tc(AD) tw(ADL) tc(CK) tw(CKH) tw(CKL) tw(INL) tw(KNL) td(C–Q) tsu(D–C) th(C–D) tw(INH) AD TRG input CLK i TxD i RxD i INTi input Kli input th(C–Q)

16-BIT CMOS MICROCOMPUTERNew product Microprocessor mode (When wait bit = “1”) (When wait bit = “0”) (When wait bit = “1” or “0” in common) Test conditions

• V CC = 5 V ± 10 %
• Input timing voltage : VIL = 1.0 V, VIH = 4.0 V
• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V RDY input E RDY input HOLD input HLDA output tsu(RDY– 1) th( 1–RDY) tsu(RDY– 1) th( 1–RDY) tsu(HOLD– 1) td( 1–HLDA) th( 1–HOLD) td( 1–HLDA) E

16-BIT CMOS MICROCOMPUTERNew product th(E–DQ) tw(L) tw(H) tf tr tc Microprocessor mode (No wait : When wait bit = “1”) XIN An ALE Am/Dm tw(ALE) td(ALE–E) tsu(A–ALE) th(ALE–A) td(A–E) tpxz(E–DZ) tpzx(E–DZ) Address Data Address Address th(E–An) td(E–DQ) Dm IN Test conditions

• Vcc = 5 V ± 10 %
• Output timing voltage : V OL = 0.8 V, VOH = 2.0 V
• Data input DmIN : VIL = 0.8 V, VIH = 2.5 V tsu(D–E) th(E–D) Data Address td(An–E) Address Address td(E– 1)td(E– 1) td(BHE–E) th(E–BHE) td(R/W–E) th(E–R/W) E tw(EL) BHE R/W

16-BIT CMOS MICROCOMPUTERNew product tw(ALE) td(An–E) tc Am/Dm Address tw(L) tw(H) tf tr Microprocessor mode (Wait 1 : The external memory area is accessed when wait bit = “0” and wait selection bit = “1”.) XIN Address AddressAn ALE Dm IN R/W td(E– 1) td(ALE–E) tsu(A–ALE) th(ALE–A) td(A–E) td(E–DQ) tpxz(E–DZ) tpzx(E–DZ) th(E–D) tsu(D–E) td(R/W–E) th(E–R/W) Test conditions

• Vcc = 5 V ± 10 %
• Output timing voltage : V OL = 0.8 V, VOH = 2.0 V
• Data input DmIN : VIL = 0.8 V, VIH = 2.5 V Data Address Data td(E– 1) th(E-An) tw(EL) E BHE td(BHE–E) th(E–BHE) Address th(E–DQ) Address

16-BIT CMOS MICROCOMPUTERNew product th(ALE–A) td(ALE–E) td(E–DQ) tw(L) tw(H) tf tctr Microprocessor mode (Wait 0 : The external memory area is accessed when wait bit = “0” and wait selection bit = “0”.) XIN Address Address Address Address Data E An ALE Am/Dm Dm IN BHE td(An–E) tw(ALE) th(E–An) tsu(A–ALE) th(E–DQ) td(A–E) tpxz(E–DZ) tpzx(E–DZ) th(E–D)tsu(D–E) td(BHE–E) th(E–BHE) Address Data Address Test conditions

• Vcc = 5 V ± 10 %
• Output timing voltage : V OL = 0.8 V, VOH = 2.0 V
• Data input DmIN : VIL = 0.8 V, VIH = 2.5 V td(E– 1) td(E– 1) tw(EL) td(R/W–E) th(E–R/W) R/W

16-BIT CMOS MICROCOMPUTERNew product PACKAGE OUTLINE

16-BIT CMOS MICROCOMPUTERNew product MEMO

16-BIT CMOS MICROCOMPUTERNew product MEMO

16-BIT CMOS MICROCOMPUTERNew product © 1996 MITSUBISHI ELECTRIC CORP. H-LF432-A KI-9607 Printed in Japan (ROD) New publication, effective Jul. 1996. Specifications subject to change without notice. Notes regarding these materials ¡ These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer’s application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. ¡ Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party’s rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials. ¡ All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. ¡ Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. ¡ The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. ¡ If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. ¡ Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein. Keep safety first in your circuit designs! ¡ Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.