M35049

M35049 MITSUBISHI | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 50

Technical content

DESCRIPTION

The M35049-XXXFP is a character pattern display control IC can display on the TV display. It can display 2 pages (24 characters 5 12 lines per 1 page) at the same time. It uses a silicon gate CMOS process and it housed in a 20-pin shrink SOP package. For M35049-001FP that is a standard ROM version of M35049- XXXFP respectively, the character pattern is also mentioned.

FEATURES

page 1 : 256 characters

• Display locations available Cycle : division of vertical synchronization signal into 32 or 64 Duty : 25%, 50%, or 75%
• Coloring Specified by register Specified by register
• Blanking Character size blanking Border size blanking Matrix-outline blanking All blanking (all raster area)
• Output ports 4 shared output ports (toggled between RGB output) 4 dedicated output ports
• Display RAM erase function (External input clock)
• Horizontal synchronous input frequency
• Display oscillation stop function APPLICATION Movie, Digital steel camera PIN CONFIGURATION (TOP VIEW) Outline 20P2Q-A MITSUBISHI MICROCOMPUTERS M35049-XXXFP SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS REV.1.1 TESTA V DD2 VERT HOR P5/B P3/G P1/R P0/BLNK0 V SS1 VSS2 AC CS SCK SIN TCK VDD1 M35049 - XXXFP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Symbol TESTA VSS2 AC CS SCK SIN TCK V DD1 V SS1 P0/BLNK0 P1/R P3/G P5/B HOR VERT V DD2 Input/ Output Input Input Input Input Input Output Output Output Output Output Output Output Output Input Input Function Test pin. Open this pin. Connect to GND. When “L”, this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor. Chip select pin. Set this pin to "L" level at serial data transfer. Hysteresis input. Built-in pull-up resistor. SIN pin serial data is taken in when SCK rises at CS pin "L" level. Hysteresis input. Built- in pull-up resistor. This is the pin for serial input of display control register and display RAM data. Hysteresis input. Built-in pull-up resistor. This is the pin for external clock input. Please connect to +3V with the power pin. This is the output port. This is the output port. Please connect to GND using circuit earthing pin. This pin can be toggled between port pin output and BLNK0 signal output. This pin can be toggled between port pin output and R signal output. This is the output port. This pin can be toggled between port pin output and G signal output. This is the output port. This pin can be toggled between port pin output and B signal output. This pin inputs the horizontal synchronous signal. Hysteresis input. This pin inputs the vertical synchronous signal. Hysteresis input. Please connect to + 3V with the power pin. Pin name TEST pin Earthing pin Auto-clear input Chip select input Serial data input Serial data input External clock Power pin Port P6 output Port P7 output Earthing pin Port P0 output Port P1 output Port P2 output Port P3 output Port P4 output Port P5 output Horizontal synchro- nous signal input Vertical synchro- nous signal input Power pin Pin Number PIN DESCRIPTION

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS BLOCK DIAGRAM SIN VDD1 VDD2 3AC 11VSS1 2VSS2 TESTA Clock oscillation circuit display Timing generator Polarity switching circuit Address control circuit Data control circuit Display control register Display RAM 0 (page 0) Display RAM 1 (page 1) Shift register Blinking circuitReading address control circuit Display location detection circuit H counter TCK HOR VERT Synchronous signal switching circuit Display control circuit Port output control circuit P0/BLNK0

13 P1/R

15 P3/G

17 P5/B

Polarity switching circuit Display character ROM 0 (page 0) Display character ROM 1 (page 1) SCK 5 CS 4

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS MEMORY CONSTITUTION Address 00016 to 11F16 are assigned to the display RAM, address 12016 to 12816 are assigned to the display control registers. The internal circuit is reset and all display control registers (address 12016 to 12816) are set to “0” when the AC pin level is “L”. And then, RAM is not erased and be undefinited. This memory is con- Fig. 1 Memory constitution (page 0 memory) sisted of 2 pages : page 0 memory and page 1 memory (their ad- dresses are common), page controlled by DAF bit of each address when writing data. For detail, see “DATA INPUT EXAMPLE”. Memory constitution is shown in Figure 1 and 2. ……… ……… DAF DAE DAD DAC DAB DAA DA9 DA8 DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0

0 BB BG BR BLINK B G R C7 C6 C5 C4 C3 C2 C1 C0

TEST27 VJT TEST26 TEST25 TEST24 TEST23 TEST22 TEST21 TEST20 TEST19 TEST18 TEST17 TEST16 TEST15 TEST14

0 TEST28 PTD7 PTD6 PTD5 PTD4 PTD3 PTD2 PTD1 PTD0 PTC5 PTC4 PTC3 PTC2 PTC1 PTC0

0 TEST31 SPACE2 SPACE1 SPACE0 TEST30 TEST29 HP8 HP7 HP6 HP5 HP4 HP3 HP2 HP1 HP0

0 TEST34 TEST3 TEST2 TEST1 TEST0 TEST33 TEST32 VP7 VP6 VP5 VP4 VP3 VP2 VP1 VP0

0 TEST9 TEST5 TEST4 DSP11 DSP10 DSP9 DSP8 DSP7 DSP6 DSP5 DSP4 DSP3 DSP2 DSP1 DSP0

0 TEST10 VSZ1H1 VSZ1H0 VSZ1L1 VSZ1L0 V1SZ1 V1SZ0 LIN9 LIN8 LIN7 LIN6 LIN5 LIN4 LIN3 LIN2

0 POPUP VSZ2H1 VSZ2H0 VSZ2L1 VSZ2L0 V18SZ1 V18SZ0 LIN17 LIN16 LIN15 LIN14 LIN13 LIN12 LIN11 LIN10

0 MODE0 TEST12 HSZ20 TEST11 HSZ10 BETA14 TEST8 TEST7 TEST6 FB FG FR RB RG RR

0 MODE1 BLINK2 BLINK1 BLINK0 DSPON TEST35 RAMERS SYAD BLK1 BLK0 POLH POLV VMASK

Character color Character code

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS DAF DAE DAD DAC DAB DAA DA9 DA8 DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0

1 BB BG BR BLINK B G R C7 C6 C5 C4 C3 C2 C1 C0

SPACE2 SPACE1 SPACE0 TEST30 TEST29 HP8 HP7 HP6 HP5 HP4 HP3 HP2 HP1 HP0

1 TEST3 TEST2 TEST1 TEST0 TEST33 TEST32 VP7 VP6 VP5 VP4 VP3 VP2 VP1 VP0

1 TEST4 DSP11 DSP10 DSP9 DSP8 DSP7 DSP6 DSP5 DSP4 DSP3 DSP2 DSP1 DSP0

1 VSZ1H1 VSZ1H0 VSZ1L1 VSZ1L0 V1SZ1 V1SZ0 LIN9 LIN8 LIN7 LIN6 LIN5 LIN4 LIN3 LIN2

1 VSZ2H1 VSZ2H0 VSZ2L1 VSZ2L0 V18SZ1 V18SZ0 LIN17 LIN16 LIN15 LIN14 LIN13 LIN12 LIN11 LIN10

1 TEST12 HSZ20 TEST11 HSZ10 BETA14 TEST8 TEST7 TEST6 FB FG FR RB RG RR

1 BLINK2 BLINK1 BLINK0 DSPON TEST13 RAMERS SYAD BLK1 BLK0 BCOL

……… Addresses Fig. 2 Memory constitution (page 1 memory) ……… Note: Page 0 and page 1 registers are found in their respective pages. For example, HP8 to HP0 of the page 0 memory sets the horizontal display start posi- tion of page 0, whereas HP8 to HP0 (same register name) of the page 1 memory sets the horizontal display start position of page 1. Also, registers common to both page 0 and page 1 are found only in the page 0 memory. For example, PTC0 is the control register of the P0 pin and is found only in the page 0 memory. Background coloring Blink- ing Character color Character code

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 00016 00116 00216 00316 00416 00516 00616 00716 00816 00916 00A16 00B16 00C 16 00D 16 00E16 00F16 01016 01116 01216 01316 01416 01516 01616 01716 01816 01916 01A16 01B16 01C 16 01D 16 01E16 01F16 02016 02116 02216 02316 02416 02516 02616 02716 02816 02916 02A16 02B16 02C 16 02D 16 02E16 02F16 03016 03116 03216 03316 03416 03516 03616 03716 03816 03916 03A16 03B16 03C 16 03D 16 03E16 03F16 04016 04116 04216 04316 04416 04516 04616 04716 04816 04916 04A16 04B16 04C 16 04D 16 04E16 04F16 05016 05116 05216 05316 05416 05516 05616 05716 05816 05916 05A16 05B16 05C 16 05D 16 05E16 05F16 06016 06116 06216 06316 06416 06516 06616 06716 06816 06916 06A16 06B16 06C 16 06D 16 06E16 06F16 07016 07116 07216 07316 07416 07516 07616 07716 07816 07916 07A16 07B16 07C 16 07D 16 07E16 07F16 08016 08116 08216 08316 08416 08516 08616 08716 08816 08916 08A16 08B16 08C 16 08D 16 08E16 08F16 09016 09116 09216 09316 09416 09516 09616 09716 09816 09916 09A16 09B16 09C 16 09D 16 09E16 09F16 0A016 0A116 0A216 0A316 0A416 0A516 0A616 0A716 0A816 0A916 0AA 16 0AB 16 0AC 16 0AD 16 0AE 16 0AF 16 0B016 0B116 0B216 0B316 0B416 0B516 0B616 0B716 0B816 0B916 0BA 16 0BB 16 0BC 16 0BD 16 0BE 16 0BF 16 0C0 16 0C1 16 0C2 16 0C3 16 0C4 16 0C5 16 0C6 16 0C7 16 0C8 16 0C9 16 0CA 16 0CB 16 0CC 16 0CD 16 0CE 16 0CF 16 0D0 16 0D1 16 0D2 16 0D3 16 0D4 16 0D5 16 0D6 16 0D7 16 0D8 16 0D9 16 0DA 16 0DB 16 0DC 16 0DD 16 0DE 16 0DF 16 0E016 0E116 0E216 0E316 0E416 0E516 0E616 0E716 0E816 0E916 0EA 16 0EB 16 0EC 16 0ED 16 0EE 16 0EF 16 0F016 0F116 0F216 0F316 0F416 0F516 0F616 0F716 0F816 0F916 0FA 16 0FB 16 0FC 16 0FD 16 0FE 16 0FF16 10016 10116 10216 10316 10416 10516 10616 10716 10816 10916 10A16 10B16 10C 16 10D 16 10E16 10F16 11016 11116 11216 11316 11416 11516 11616 11716 11816 11916 11A16 11B16 11C 16 11D 16 11E16 11F16 Row Line 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 4 * The hexadecimal numbers in the boxes show the display RAM address. SCREEN CONSTITUTION The screen lines and rows are determined from each address of the display RAM (page 0 and page 1 are common). The screen constitution is shown in Figure 3. Fig. 3 Screen constitution

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS DISPLAY RAM Address 00016 to 11F16 Register Status

Contents

Set the displayed ROM character code. To write data into page 0 (Note 2), select the data from the ROM characters (256 types) for page 0 and set the character code. To write data into page 1, do the same from the ROM characters (256 types) for page 1. DA Set display character0 A B C D E Set blinking See register BLINK2 to BLINK0 (ad- dress128 16) Set character background (character unit) Do not blink. Blinking BB R G B BLINK BR BG BB Set character color (character unit) BR BG B R G ____ Notes 1. The display RAM is undefined state at the AC pin. 2. The display RAM consists of 2 pages, page 0 and page 1 (common address). The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. Color Black Red Green Yellow Blue Magenta Cyan White Color Black Red Green Yellow Blue Magenta Cyan White

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS DA Alleviates continuous vertical jitters. TEST14 TEST15 TEST16 TEST17 TEST18 TEST19 TEST20 TEST21 TEST22 TEST23 TEST24 TEST25 TEST26 VJT A B C D E REGISTERS DESCRIPTION (1) Address 12016 Register Status ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". It is used to "0", normally. TEST27 (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used.It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. (Note 3)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS PTC0 PTC1 PTC2 PTC3 PTC4 PTC5 PTD0 PTD1 PTD2 PTD3 PTD4 PTD5 PTD6 PTD7 TEST28 P0 output (port P0). BLNK0 output. P1 output (port P1). R signal output. P2 output (port P2). Can not be used. P3 output (port P3). G signal output. P4 output (port P4). Can not be used. P5 output (port P5). B signal output. “L” output or negative polarity output (BLNK0 output). “H” output or positive polarity output (BLNK0 output). “L” output or negative polarity output (R signal output). “H” output or positive polarity output (R signal output). “L” output. “H” output. “L” output or negative polarity output (G signal output). “H” output or positive polarity output (G signal output). “L” output. “H” output. “L” output or negative polarity output (B signal output). “H” output or positive polarity output (B signal output). “L” output. “H” output. “L” output. “H” output. Can not be used. It should be fixed to “0”. P0 pin output control. P1 pin output control. P2 pin output control. P3 pin output control. P4 pin output control. P5 pin output control. P0 pin data control. P1 pin data control. P2 pin data control. P3 pin data control. P4 pin data control. P5 pin data control. P6 pin data control. P7 pin data control. (2) Address 121 A B C D E RegisterDA Status (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) (Note 3) Remarks ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1".

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (3) Address 12216 Horizontal display start location is specified using the 11 bits from HP8 to HP0. HP8 to HP0 = (00000000000 2) and (000001001112) setting is forbidden. HS* (shown left) shows horizontal__ display start location that is register B/F (address 12816) = 0 is set. A B C D E If HS is the horizontal display start location, HS = T × 2nHP n + 6) T : Period of display frequency 472 settings are possible. Leave one line worth of space in the ver- tical direction. For example, 6 (S) 6 indicates two sets of 6 lines with a line of spaces between lines 6 and 7. A line is 18 × N horizontal scan lines. N is determined by the character size in the vertical direction HP0 HP1 HP2 HP3 HP4 HP5 HP6 HP7 HP8 TEST29 TEST30 SPACE0 SPACE1 SPACE2 TEST31 SPACE Number of Lines and Space <(S) represents space> 1 (S) 10 (S) 1 2 (S) 8 (S) 2 3 (S) 6 (S) 3 4 (S) 4 (S) 4 5 (S) 2 (S) 5 6 (S) 6 6 (S)(S) 6 (S) represents one line worth of spac n = 0 RegisterDA Function ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". Display areaHS * VS HOR VERT (Note 3) Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (4) Address 12316 The vertical start location is specified using the 10 bits from VP7 to VP0. VP7 to VP0 = (00000000002) setting is forbidden. HS* (shown left) shows horizontal__ display start location that is register B/F (address 12816) = 0 is set. A B C D E VP0 VP1 VP2 VP3 VP4 VP5 VP6 VP7 TEST32 TEST33 TEST0 TEST1 TEST2 TEST3 TEST34 If VS is the vertical display start location, VS = H × 2nVP n H: Cycle with the horizontal synchronizing pulse 255 settings are possible. Σ n = 0 It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. RegisterDA Function (Note 3) ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". Display areaHS * VS HOR VERT

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (5) Address 12416 Sets the display mode of line 1. Sets the display mode of line 2. Sets the display mode of line 3. Sets the display mode of line 4. Sets the display mode of line 5. Sets the display mode of line 6. Sets the display mode of line 7. Sets the display mode of line 8. Sets the display mode of line 9. Sets the display mode of line 10. Sets the display mode of line 11. Sets the display mode of line 12. A B C D E RegisterDA Status (Note 3) (Note 3) Remarks ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". DSP0 DSP1 DSP2 DSP3 DSP4 DSP5 DSP6 DSP7 DSP8 DSP9 DSP10 DSP11 TEST4 TEST5 TEST9 It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. Can not be used. It should be fixed to “1”. BLK1 BLK0 DSPn= “0” Matrix-outline border Character Border Matrix-outline DSPn= “1” Matrix-outline Border Matrix-outline Character (At register BCOL = “0”) For detail, see DISPLAY FORM1(1). The display mode (blanking mode) for line n on the display screen is set line-by-line, using DSPn (n = 0 to 11). The display mode is determined by the combination of registers BLK1 and BLK0 (address 12816). Settings are given below.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (6) Address 12516 LIN2 LIN3 LIN4 LIN5 LIN6 LIN7 LIN8 LIN9 V1SZ0 V1SZ1 VSZ1L0 VSZ1L1 VSZ1H0 VSZ1H1 TEST10 A B C D E RegisterDA Status (Note 3) Remarks ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". Vertical direction dot size setting for the 2nd line. Vertical direction dot size setting for the 3rd line. Vertical direction dot size setting for the 4th line. Vertical direction dot size setting for the 5th line. Vertical direction dot size setting for the 6th line. Vertical direction dot size setting for the 7th line. Vertical direction dot size setting for the 8th line. Vertical direction dot size setting for the 9th line. Vertical direction dot size setting for the 1st line. (all lines are common) Character dot line vertical direction dot size setting for the 1st line (LINn = 0). Character dot line vertical direction dot size setting for the 1st line (LINn = 1). H: Cycle with the horizontal synchronizing pulse V1SZ1 V1SZ0 Vertical direction size 1H/dot 2H/dot 3H/dot 4H/dot H: Cycle with the horizontal synchronizing pulse VSZ1L1 VSZ1L0 Vertical direction size 1H/dot 2H/dot 3H/dot 4H/dot H: Cycle with the horizontal synchronizing pulse It should be fixed to “0”. Can not be used. VSZ1H1 VSZ1H0 Vertical direction size 1H/dot 2H/dot 3H/dot 4H/dot 1st line 2nd to 12th line LINn = “0” LINn = “1” Refer to VSZ1L0 and VSZ1L1 Refer to VSZ2L0 and VSZ2L1 Refer to VSZ1H0 and VSZ1H1 Refer to VSZ2H0 and VSZ2H1 The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17). Dot size can be selected between 2 types for each dot line. For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (7) Address 12616 LIN10 LIN11 LIN12 LIN13 LIN14 LIN15 LIN16 LIN17 V18SZ0 V18SZ1 VSZ2L0 VSZ2L1 VSZ2H0 VSZ2H1 POPUP A B C D E RegisterDA Status (Note 3) Remarks ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". H: Cycle with the horizontal synchronizing pulse Page 1 priority display Page 0 priority display Sets the priority page for when 2 pages are displayed at the same time. The setting is effective only when the standard display mode is set as MODE0 = "0" , MODE1 = "0". See "DISPLAY FORM 2" . Vertical direction dot size setting for the 11th line. Vertical direction dot size setting for the 11th line. Vertical direction dot size setting for the 12th line. Vertical direction dot size setting for the 13th line. Vertical direction dot size setting for the 14th line. Vertical direction dot size setting for the 15th line. Vertical direction dot size setting for the 16th line. Vertical direction dot size setting for the 17th line. Vertical direction dot size setting for the 18th line. (all lines are common) Character dot line vertical direction dot size setting for the 2nd line to 12th line (LINn = 0). Character dot line vertical direction dot size setting for the 2nd line to 12th line (LINn = 1). H: Cycle with the horizontal synchronizing pulse V18SZ1 V18SZ0 Vertical direction size 1H/dot 2H/dot 3H/dot 4H/dot H: Cycle with the horizontal synchronizing pulse VSZ2L1 VSZ2L0 Vertical direction size 1H/dot 2H/dot 3H/dot 4H/dot VSZ2H1 VSZ2H0 Vertical direction size 1H/dot 2H/dot 3H/dot 4H/dot 1st line 2nd to 12th line LINn = “0” LINn = “1” Refer to VSZ1L0 and VSZ1L1 Refer to VSZ2L0 and VSZ2L1 Refer to VSZ1H0 and VSZ1H1 Refer to VSZ2H0 and VSZ2H1 The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17). Dot size can be selected between 2 types for each dot line. For dot size, see the below registers. Line 1 and lines 2 to 12 can be set independent of one another.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (8) Address 12716 RR RG RB FR FG FB TEST6 TEST7 TEST8 BETA14 HSZ10 TEST11 HSZ20 TEST12 MODE0 A B C D E RegisterDA Status (Note 3) Remarks ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". 4. 2 way settings are available by POPUP (address 12616). Sets the raster color of all blankings. Sets the blanking color of the Border size, or the shadow size. Character size setting in the horizontal direction for the first line. T : Display frequency cycle Character size setting in the horizontal direction for the 2nd line to 12th line. T : Display frequency cycle Sets the display mode for when 2 pages are displayed at the same time. See “DISPLAY FORM 2”. MODE1(address128 16) . Color Black Red Green Yellow Blue Magenta Cyan White It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used. Matrix-outline display (12 5 18 dot) Matrix-outline display (14 5 18 dot) RB RG RR Color Black Red Green Yellow Blue Magenta Cyan White FB FG FR HSZ10 Horizontal direction size 1T/dot 2T/dot MODE1 MODE0 Display mode Standard (Note4) AND EXOR OR HSZ20 Horizontal direction size 1T/dot 2T/dot It should be fixed to “0”. Can not be used. It should be fixed to “0”. Can not be used.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (9) Address 12816 BCOL B/F VMASK POLV POLH BLK0 BLK1 SYAD RAMERS TEST35 DSPON BLINK0 BLINK1 BLINK2 MODE1 A B C D E RegisterDA Status (Note 3) Remarks ____ Notes 1. The mark around the status value means the reset status by the "L" level is input to AC pin. 2. The page in which data is written is controlled by the DAF bit. When set to "0", data is written into page 0, whereas when set to "1", data is written into page 1. 3. Registers marked with (Note 3) are found only in page 0, therefore the register value does not change when the DAF bit is set to "1". (Note 3) (Note 3) (Note 3) (Note 3) Blanking of BLK0, BLK1 All raster blanking Synchronize with the leading edge of horizontal synchronization. Synchronize with the trailing edge of horizontal synchronization. Do not mask by VERT input signal Mask by VERT input signal VERT pin is negative polarity VERT pin is positive polarity HOR pin is negative polarity HOR pin is positive polarity Border display of character Shadow display of character RAM not erased RAM erased It should be fixed to “0”. Can not be used. Display OFF Display ON Divided into 64 of vertical synchronous signal Divided into 32 of vertical synchronous signal For setting, see MODE0 (address 127 16). Sets all raster blanking Synchronize with the front porch or back porch of the horizontal synchronazation signal. Set mask at phase comparison operating. Set VERT pin polarity. Set HOR pin polarity. Set blanking mode. See “DISPLAY SHAPE 2”. See “DISPLAY FORM1 (2)”. There is no need to reset because there is no register for this bit. Fix the page 1 memory (TEST13) to “0”. Set blinking duty ratio. Set blinking frequency. Sets the display mode for when 2 pages are displayed at the same time. BLINK Duty Blinking OFF 25% 50% 75% (When DSPn (address 12416) = “0”) Blanking mode Matrix-outline size Character size Border size Matrix-outline size BLINK1 BLINK0

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 4 Display form DISPLAY FORM 1 M35049-XXXFP has the following four display forms. (1) Blanking mode Character size : Blanking same as the character size. Border size : Blanking the background as a size from character. Matrix-outline size : Blanking the background 12 5 18 dot. All blanking size : When set register BCOL to “1”, all raster area is blank ing. The display mode and blanking mode can be set line-by-line, as follows, from registers BCOL, BLK1, BLK0 (address 12816), DSP0 to DSP11 (address 12416). BCOL BLK1 BLK0 Line of DSPn = “1”Line of DSPn = “0” Display mode All matrix-outline border display Character display Border display All matrix-outline display All matrix-outline border display Character display Border display All matrix-outline display Blanking mode All matrix-outline size Character size Border size All matrix-outline size All blanking size Display mode All matrix-outline display Border display All matrix-outline display Character display All matrix-outline display Border display All matrix-outline display Character display Blanking mode All matrix-outline size Border size All matrix-outlinesize Character size All blanking size 12 dots (Note 2) 18 dots 12 dots 12 dots 12 dots (Note 2) Scanning <Register BCOL= 0 > (Note 1) R,GorB output BLNK0 output color setting Character color : R,G,B of display RAM (Character unit) Border color : Register FR,FG,FB (Display unit) Matrix-outline color : BR,BG,BB of display RAM (Character unit) (a) Matrix-outline and border display (Matrix-outline size) Character color : R,G,B of display RAM (Character unit) Matrix-outline color :BR,BG,BB of display RAM (Character unit) (d) Matrix-outline display (Border size) ( ) is blank in mode. Character color : R,G,B of display RAM (Character unit) Matrix-outline color :BR,BG,BB of display RAM (Character unit) (c) Border display (Border size) Character color : R,G,B of display RAM (Character unit) (b) Character display (Character size) Note 1. When register BCOL is set to 1 , the raster range of the display modes set respectively by BLK1 and BLK0 are colored by registers RR, RG, and RB (address 12716). And the blanking mode is set all blanking size (all raster size) regardless of the BLK1 and BLK0 settings. Note 2. The horizontal size of the full matrix-outline size can be set to 14 dots by register BETA14 (address 12716). BLNK0 can also be output at 14 dots.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS (2) Shadow display When border display mode, if set SYAD (address 12816) = “0” to “1”, it change to shadow display mode. Border and shadow display are shown below. Set shadow display color by BR, BG or BB of display RAM or by register FR, FG and FB (address 127 16). Fig. 5 Border and shadow display Register SYAD(12816 address) = “0” Border display Register SYAD(12816 address) = “1” Shadow display

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS MODE0 POPUP Display mode Standard (Page 1 priority) Standard (Page 0 priority) AND EXOR OR DISPLAY FORM 2 This IC can display both page 0 and page 1 at the same time. Page 0: Set the DAF bit in each addresses to "0". Page 1: Set the DAF bit in each addresses to "1". MODE1 Fig.6 Example of 2 pages display Example 1: Display position, display size, color, etc., can be freely set for each page, and the 2 pages can be displayed on top of each other or side-by-side. Example 2: When the display range of the 2 pages overlap on the monitor screen, they can be displayed in the 5 below ways using regis ters MODE0 (address 12716), MODE1 (address 12816) and POPUP (address 12616). (The POPUP register is effective only when MODE0 = "0" and MODE1 = "0".) (1) Standard (page 1 priority) … Page 1 has priority in overlapping areas. Page 0 is not displayed in those areas. (2) Standard (page 0 priority) … Page 0 has priority in overlapping areas. Page 1 is not displayed in those areas. Menu Setting Help End Page 0 (24 columns 5 12 line) Page 1 (24 column 5 12 line) Monitor display Monitor display Example 1 Example 2 Screen size Tone Menu Setting Help End Screen size Tone Page 0 (24 columns 5 12 line) Page 1 (24 columns 5 12 line)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS CHARACTER FONT Images are composed on a 12 5 18 dot matrix, and characters can be linked vertically and horizontally with other characters to al- low the display the continuous symbols. Character code FF 16 is fixed as a blank without background. Therefore, cannot register a character font in this code. Fig.7 Example of border display When the character extends to the top line of the matrix, no border is left at the top. Note: Hatching represents border. When the character extends to the bottom (18th) line of the matrix, no border is left at the bottom. 12 dots 18 dots

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Character color DATA INPUT EXAMPLE Data of display RAM and display control registers can be set by the 16-bit serial input function. Example of data setting is shown in Figure 8. Data input example (M35049-XXXFP) Notes 1 : The page in which data is written is controlled by the address. To write data into page 0, set "0". To write data into page 1, set "1". 2 : Matrix-outline display in this data. 3 : Input a continuous clock of constant period from the TCK pin. DAF (Note1)DAE DAD DAC DAB DAA DA9 DA8 DA7 DA6 DA5 DA4 DA3 DA2 DA1 DA0 Remarks 0 page Address/data Address 12016 Data 120 16 Data 121 16 Data 122 16 Data 123 16 Data 124 16 Data 125 16 Data 126 16 Data 127 16 Data 128 16 Address 12216 Data 122 16 Data 123 16 Data 124 16 Data 125 16 Data 126 16 Data 127 16 Data 128 16 Data 000 16 Data 11F 16 Address 00016 Data 000 16 Data 11F 16 Address 12816 Data 128 16 Address 12816 Data 128 16 HP0 VP0 HP0 VP0 BB BB BB BB PTD6 BR BR BR BR PTD4 B B B B G G G PTD2 HP8 HP8 R R R R HP7 VP7 HP7 VP7 HP6 VP6 HP6 VP6 HP5 VP5 HP5 VP5 HP4 VP4 POLH HP4 VP4 HP3 VP3 POLV HP3 VP3 HP2 VP2 HP2 VP2 HP1 VP1 HP1 VP1 PTD7 BG BG BG BG System set up Address setting 200m sec hold Address setting 1 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 POLH POLV 0 0 0 Fig 8. Example of data setting Horizontal display location setting Vertical display location setting Display form setting Character size setting Character size setting Color, character size setting Output setting Frequency value setting (Note2) 1 page Horizontal display location setting Vertical display location setting Display form setting Character size setting Character size setting Color, character size setting Page 0 display OFF Address setting Page 1 display OFF Character setting Character setting Character code Page 1 display ON Display form setting (Note 2) Address setting Page 0 display ON Display form setting (Note 2) Character color BLINK BLINK BLINK BLINK Blink -ing Background coloring Background coloring 0 page1 page …… …… Character code Blink -ing

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 9 Example of the M35049-XXXFP peripheral circuit 100 F 0.01 F TESTA V SS2 AC CS SCK SIN TCK V DD1 V DD2 VERT HOR P5/B P3/G P1/R P0/BLNK0 VSS1 +3V +3V BLNK0 R G B + - 100 F 0.01 F - + M35049-XXXFP Synchronous signal generator Microcomputer Horizontal synchronous signal (3V) Vertical synchronous signal (3V) External clock

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS SERIAL DATA INPUT TIMING (1)Serial data should be input with the LSB first. (2)The address consists of 16 bits. (3)The data consists of 16 bits. (4)The 16 bits in the SCK after the CS signal has fallen are the ad dress, and for succeeding input data, the address is incremented every 16 bits. Therefore, it is not necessary to in put the address from the second data. Fig.10 Serial input timing CS N = 1,2,3……… SCK SIN LSB MSB LSB MSB LSB MSB Address(16 bits) Data(16 bits) N Data(16 bits) N + 1

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS TIMING REQUIREMENTS (Ta = –20°C to + 85°C, VDD = 2.2 to 3.5V, unless otherwise noted) Data input Fig. 11 Serial input timing requirements Symbol tw (SCK) tsu(CS) th(CS) tsu(SIN) th(SIN) tword Parameter SCK width CS setup time CS hold time SIN setup time SIN hold time 1 word writing time Min. 200 200 200 200 Typ. Limits Unit ns ns µs ns ns µs Max. Remarks See Figure 11 tsu(CS) tw(SCK) tw(SCK) tsu(SIN) th(SIN) th(CS) tw(CS) 1µs(min.) tword more than 2 µs 1 2 12 13 14 15 16… 1 1 21 31 41 51 6… CS SCK SIN SCK CS

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Unit V mA V V kΩ V Min. 2.20 1.80 0.7VDD Parameter Supply voltage Supply current “H” level output voltage “L” level output voltage Pull-up resistance AC External clock input width Test conditions Ta = –20 to +85°C V DD = 3.00V VDD = 2.20V, IOH = -0.1mA VDD = 2.20V, IOH = 0.1mA VDD = 3.00V 2.20V ≤ VDD ≤ 3.50V Unit V V V MHz kHz Parameter Supply voltage “L” level input voltage Symbol VDD VIH VIL FOSC H.sync Symbol VDD VI VO Pd Topr Tstg ABSOLUTE MAXIMUM RATINGS Parameter Supply voltage Input voltage Output voltage Power dissipation Operating temperature Storage temperature Conditions With respect to V SS . Ta = +25°C Ratings –0.3 to +4.0 VSS –0.3 ≤ VI ≤ VDD +0.3 VSS ≤ VO ≤ VDD +300 –20 to +85 –40 to +125 Unit V V V mW Typ. 3.0 VDD Min. 2.2 0.8VDD 6.3 15.0 Max. 3.5 VDD 0.2VDD 16.0 32.0 Limits RECOMMENDED OPERATING CONDITIONS (VDD = 3.00V, Ta = –20 to +85°C, unless otherwise noted) ELECTRICAL CHARACTERISTICS (VDD = 3.00V, Ta = 25°C, unless otherwise noted) Symbol VDD IDD VOH VOL R I VTCK Limits Max. 3.50 0.4 150 VDD P0 to P7 (Note1) P0 to P7 (Note2) Typ. 3.00 “H” level input voltage AC,CS,HOR,SIN,SCK,VERT AC,CS,HOR,SIN,SCK,VERT Oscillating frequency for display Horizontal synchronous signal input frequeney Notes 1. The current from the IC must not exceed – 0.1 mA/port at any of the port pins (P0 to P7). 2. The current flowing into the IC must not exceed 0.1 mA/port at any of port pins (P0 to P7).

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS NOTE FOR SUPPLYING POWER (1)Timing of power supplying to AC pin The internal circuit of M35049-XXXFP is reset when the level of the auto clear input pin AC is “L”. This pin in hysteresis input with the pull-up resistor. The timing about power supplying of AC pin is shown in Figure 12. DATA REQUIRED FOR MASK ROM ORDER- ING Please send the following data for mask orders. (1) M35049-XXXFP mask ROM order confirmation form (2) 20P2Q-A mask specification from (3) ROM data : EPROMs or floppy disks *In the cace of EPROMs, three sets of EPROMs are required per pattern. *In the cace of floppy disks, 3.5-inch 2HD disk (IBM format) is required per pattern. PRECAUTION FOR USE Notes on noise and latch-up In order to avoid noise and latch-up, connect a bypass capacitor (≈0.1µF) directly between the V DD1 pin and VSS1 pin, and the VDD2 pin and VSS2 pin using a heavy wire. Fig. 12 Timing of power supplying to AC pin After supplying the power (VDD and VSS ) to M35049-XXXFP and the supply voltage becomes more than 0.8 5 VDD , it needs to keep VIL time; tw of the AC pin for more than 1ms. Start inputting from microcomputer after AC pin supply voltage becomes more than 0.8 5 VDD and keeping 200ms wait time. (2)Timing of power supplying to VDD1 and VDD2 . Supply power to VDD1 and VDD2 at the same time. Note for horizontal synchronous signal input to the HOR pin Set horizontal synchronous signal edge* waveform timing to under 5ns and input to HOR pin. Set only the side which set by B/F register waveform timing under 5ns and input to HOR pin. *: Set front porch edge or back porch edge by B/F register (ad- dress 12816). 90% 10% tf tr Horizontal synchronous signal Voltage [V] VDD 0.8 x VDD 0.2 x VDD Supply voltage more than 1ms tW tS Time t [s] Data input disable VAC (AC pin input voltage) Note for external clock input to the TCK pin Input to the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. Never stop inputting the clock while displaying.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS STANDARD ROM TYPE : M35049-001FP M35049-001FP is a standard ROM type of M35049-XXXFP. The character patterns for 0 page are fixed to the contents of Fig- ure 13 to 16, the character patterns for page 1 are fixed to the contents of Figure 17 to 20.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 13 M35049-001FP character pattern for page 0 (1) 0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C 16 0D 16 0E16 0F16 1016 1116 1216 1316 1416 1516 1616 1716 1816 1916 1A16 1B16 1C 16 1D 16 1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C 16 2D 16 2E16 2F16 3016 3116 3216 3316 3416 3516 3616 3716 3816 3916 3A16 3B16 3C 16 3D 16 3E16 3F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 14 M35049-001FP character pattern for page 0 (2) 4016 4116 4216 4316 4416 4516 4616 4716 4816 4916 4A16 4B16 4C 16 4D 16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C 16 5D 16 5E16 5F16 6016 6116 6216 6316 6416 6516 6616 6716 6816 6916 6A16 6B16 6C 16 6D 16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616 7716 7816 7916 7A16 7B16 7C 16 7D 16 7E16 7F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 15 M35049-001FP character pattern for page 0 (3) 8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C 16 8D 16 8E16 8F16 9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C 16 9D 16 9E16 9F16 A016 A116 A216 A316 A416 A516 A616 A716 A816 A916 AA 16 AB 16 AC 16 AD 16 AE 16 AF 16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA 16 BB 16 BC 16 BD 16 BE 16 BF 16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 16 M35049-001FP character pattern for page 0 (4) C0 16 C116 C2 16 C3 16 C4 16 C5 16 C6 16 C7 16 C8 16 C9 16 CA 16 CB 16 CC 16 CD 16 CE 16 CF 16 D0 16 D116 D2 16 D3 16 D4 16 D5 16 D6 16 D7 16 D8 16 D9 16 DA 16 DB 16 DC 16 DD 16 DE 16 DF 16 E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 EA 16 EB 16 EC 16 ED 16 EE 16 EF 16 F016 F116 F216 F316 F416 F516 F616 F716 F816 F916 FA16 FB 16 FC 16 FD 16 FE 16 FF16 blank

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 17 M35049-001FP character pattern for page 1 (1) 0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C 16 0D 16 0E16 0F16 1016 1116 1216 1316 1416 1516 1616 1716 1816 1916 1A16 1B16 1C 16 1D 16 1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C 16 2D 16 2E16 2F16 3016 3116 3216 3316 3416 3516 3616 3716 3816 3916 3A16 3B16 3C 16 3D 16 3E16 3F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 18 M35049-001FP character pattern for page 1 (2) 4016 4116 4216 4316 4416 4516 4616 4716 4816 4916 4A16 4B16 4C 16 4D 16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C 16 5D 16 5E16 5F16 6016 6116 6216 6316 6416 6516 6616 6716 6816 6916 6A16 6B16 6C 16 6D 16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616 7716 7816 7916 7A16 7B16 7C 16 7D 16 7E16 7F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 19 M35049-001FP character pattern for page 1 (3) 8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C 16 8D 16 8E16 8F16 9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C 16 9D 16 9E16 9F16 A016 A116 A216 A316 A416 A516 A616 A716 A816 A916 AA 16 AB 16 AC 16 AD 16 AE 16 AF 16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA 16 BB 16 BC 16 BD 16 BE 16 BF 16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Fig. 20 M35049-001FP character pattern for page 1 (4) C0 16 C116 C2 16 C3 16 C4 16 C5 16 C6 16 C7 16 C8 16 C9 16 CA 16 CB 16 CC 16 CD 16 CE 16 CF 16 D0 16 D116 D2 16 D3 16 D4 16 D5 16 D6 16 D7 16 D8 16 D9 16 DA 16 DB 16 DC 16 DD 16 DE 16 DF 16 E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 EA 16 EB 16 EC 16 ED 16 EE 16 EF 16 F016 F116 F216 F316 F416 F516 F616 F716 F816 F916 FA16 FB 16 FC 16 FD 16 FE 16 FF16 blank

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS GZZ-SH54-38B<8XA0> MASK ROM CONFIRMATION FORM SCREEN DISPLAY IC M35049-XXXFP MITSUBISHI ELECTRIC Receipt Data : Supervisor signature Section head signature Mask ROM number Company name Supervisor Date : TEL Issuance signature Subumitted by Note : Please fill in all items marked h , . h Customer Data issued h 1. Confirmation Confirm the Character Font Preparation Program in Mitsubishi Sales Sites. Three EPROMs are required for each pattern if this order is performed by EPROMs. One floppy disk is required for each pattern if this order is performed by a floppy disk. Ordering by EPROMs If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs (27512 type used). (1) The font data prepared by the Character Font Preparation Program is saved as a binary type object file (addresses 0000 h to FFFF h) and a hex type object file . Three sets of these EPROMs are required. Ordering by floppy disk We will produce masks based on the mask files generated by the mask file generating utility. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this mask file. Thus, extreme care must be taken to verify the mask file in the submitted floppy disk. The mask files forms hex-file made by the character font preparation program in the mask file generation utility. Submit the mask file after be saved in the floppy disk. The submitted floppy disk must be 3.5-inch 2HD type and DOS/V format. And the number of the mask files must be one in one floppy disk. 2. Select the marking type (Check 3 in the appropriate box). Special Mark 3. Select the package type (Check 3 in the appropriate box). 4. Comments File code (hexadecimal notation) Mask file name .MSK (equal or less than eight characters) Checksum code for entire EPROM (hexadecimal notation) Save file name M 0 4 9 R . V (equal or less than eight characters ) h h h

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Mask ROM numberGZZ-SH54-38B<8XA0> h 5.(Page 0) Test patterns h 6.(Page 0) Character patterns (See the next page)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C 16 0D 16 0E16 0F16 1016 1116 1216 1316 1416 1516 1616 1716 1816 1916 1A16 1B16 1C 16 1D 16 1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C 16 2D 16 2E16 2F16 3016 3116 3216 3316 3416 3516 3616 3716 3816 3916 3A16 3B16 3C 16 3D 16 3E16 3F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 4016 4116 4216 4316 4416 4516 4616 4716 4816 4916 4A16 4B16 4C 16 4D 16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C 16 5D 16 5E16 5F16 6016 6116 6216 6316 6416 6516 6616 6716 6816 6916 6A16 6B16 6C 16 6D 16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616 7716 7816 7916 7A16 7B16 7C 16 7D 16 7E16 7F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C 16 8D 16 8E16 8F16 9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C 16 9D 16 9E16 9F16 A016 A116 A216 A316 A416 A516 A616 A716 A816 A916 AA 16 AB 16 AC 16 AD 16 AE 16 AF 16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA 16 BB 16 BC 16 BD 16 BE 16 BF 16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS C0 16 C116 C2 16 C3 16 C4 16 C5 16 C6 16 C7 16 C8 16 C9 16 CA 16 CB 16 CC 16 CD 16 CE 16 CF 16 D0 16 D116 D2 16 D3 16 D4 16 D5 16 D6 16 D7 16 D8 16 D9 16 DA 16 DB 16 DC 16 DD 16 DE 16 DF 16 E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 EA 16 EB 16 EC 16 ED 16 EE 16 EF 16 F016 F116 F216 F316 F416 F516 F616 F716 F816 F916 FA16 FB 16 FC 16 FD 16 FE 16 FF16 blank

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS h 7.(Page 1) Test patterns h 8.(Page 1) Character patterns (See the next page)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C 16 0D 16 0E16 0F16 1016 1116 1216 1316 1416 1516 1616 1716 1816 1916 1A16 1B16 1C 16 1D 16 1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C 16 2D 16 2E16 2F16 3016 3116 3216 3316 3416 3516 3616 3716 3816 3916 3A16 3B16 3C 16 3D 16 3E16 3F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 4016 4116 4216 4316 4416 4516 4616 4716 4816 4916 4A16 4B16 4C 16 4D 16 4E16 4F16 5016 5116 5216 5316 5416 5516 5616 5716 5816 5916 5A16 5B16 5C 16 5D 16 5E16 5F16 6016 6116 6216 6316 6416 6516 6616 6716 6816 6916 6A16 6B16 6C 16 6D 16 6E16 6F16 7016 7116 7216 7316 7416 7516 7616 7716 7816 7916 7A16 7B16 7C 16 7D 16 7E16 7F16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C 16 8D 16 8E16 8F16 9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C 16 9D 16 9E16 9F16 A016 A116 A216 A316 A416 A516 A616 A716 A816 A916 AA 16 AB 16 AC 16 AD 16 AE 16 AF 16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA 16 BB 16 BC 16 BD 16 BE 16 BF 16

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS C0 16 C116 C2 16 C3 16 C4 16 C5 16 C6 16 C7 16 C8 16 C9 16 CA 16 CB 16 CC 16 CD 16 CE 16 CF 16 D0 16 D116 D2 16 D3 16 D4 16 D5 16 D6 16 D7 16 D8 16 D9 16 DA 16 DB 16 DC 16 DD 16 DE 16 DF 16 E016 E116 E216 E316 E416 E516 E616 E716 E816 E916 EA 16 EB 16 EC 16 ED 16 EE 16 EF 16 F016 F116 F216 F316 F416 F516 F616 F716 F816 F916 FA16 FB 16 FC 16 FD 16 FE 16 FF16 blank

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS Customer s Parts Number Note: The fonts and size of characters are standard Mitsubishi type. Mitsubishi IC catalog name and Mitsubishi lot number Notes 1 : The mark field should be written right aligned. 2 : The fonts and size of characters are standard Mitsubishi type. 3 : Customer s Parts Number can be up to 10 characters: Only 0 to 9, A to Z, +, -, /, (, ), &, ©, . (period), and , (comma) are usable. 4 : If the Mitsubishi logo is not required, check the box be- low. Mitsubishi logo is not required 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM Mitsubishi IC catalog name Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed). B. Customer s Parts Number + Mitsubishi IC Catalog Name Mitsubishi IC catalog name Mitsubishi IC catalog name Note 1 : If the Special Mark is to be Printed, indicate the desired layout of the mark in the left figure. The layout will be du- plicated as close as possible. Mitsubishi lot number (4-digit) and Mask ROM number (3-digit) are always marked. 2 : If the customer s trade mark logo must be used in the Special Mark, check the box below. Please submit a clean original of the logo. For the new special character fonts, a clean font original (ideally logo drawing) must be submitted. Special logo required Special Mark (Customer s Trade Mark) Mitsubishi IC catalog name Mitsubishi lot number (6-digit or 7-digit) 101 20 11 101 20 11 ROM number (3-digit) Mitsubishi lot number (4-digit) 101 20 11 A. Standard Mitsubishi Mark C. Special Mark Required

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

© 2000 MITSUBISHI ELECTRIC CORP. New publication, effective July. 2000. Specifications subject to change without notice. Notes regarding these materials

• These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer’s application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
• Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party’s rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
• All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
• When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
• Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
• The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
• If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
• Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein. Keep safety first in your circuit designs!
• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap. HEAD OFFICE: 2-2-3, MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN MITSUBISHI MICROCOMPUTERS M35049-XXXFP SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Rev. Rev. No. date

1.0 First Edition 980402

1.1 P47 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM 000707

B: Note 4 added REVISION DESCRIPTION LIST M35049-XXXFP DATA SHEET (1/1) Revision Description