Logic IC

M30620SGP

Mitsubishi Electric Sem...

The M16C/62 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded Q…

Manufacturer: Mitsubishi Electric Sem...

Document: 276 Pages / 3Mb

Request Quote Download Datasheet Read online HTML view

More from Mitsubishi Electric Sem... Browse M parts

Online Datasheet

Read M30620SGP online.

M30622M4 MITSUBISHI | Alldatasheet

Document overview

Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
PDF pages: 276

Technical content

Datasheet sections

Features

100ns (f(XIN)=10MH Z, VCC =3V, with software one-wait) : Mask ROM, flash memory 5V version 142.9ns (f(XIN)=7MH Z, VCC =3V, with software one-wait) : One-time PROM version 4.5 to 5.5V (f(XIN)=16MH Z, without software wait) : One-time PROM version 2.7 to 5.5V (f(XIN)=10MH Z with software one-wait) : Mask ROM, flash memory 5V version 2.7 to 5.5V (f(XIN)=7MH Z with software one-wait) : One-time PROM version interrupt sources; 7 levels (including key input interrupt) nous) 1 line (P85 shared with NMI pin) (built-in feedback resistor, and external ceramic or quartz oscillator)

Applications

Audio, cameras, office equipment, communications equipment, portable equipment

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 52 62 72 82 93 0 515253545556575859606162636465666768697071727374757677787980 100 P00/D0 P01/D1 P02/D2 P03/D3 P04/D4 P05/D5 P06/D6 P07/D7 0/D 1/D 2/D 3/D 4/D VREF AV SS V CCX IN X OUTV SS RESETCNVssP8 7/X CIN 6/X COUTBYTE 0/A 0(/D 0/-) 1/A 1(/D 1/D 2/A 2(/D 2/D 3/A 3(/D 3/D 4/A 4(/D 4/D 5/A 5(/D 5/D 6/A 6(/D 6/D 7/A 7(/D 7/D 0/A 8(/-/D 1/A 2/A 3/A 4/A 5/A 6/A 7/A 0/A 1/A 2/A 3/A 4/TA2 OUT 6/TA3 OUT P56/ALE 7/TA3 IN P55/HOLD P54/HLDA P53/BCLK P52/RD VccVss P57/RDY/CLK OUT P45/CS1 P46/CS2 P47/CS3 AVcc P63/TXD 0 P65/CLK1 P66/RxD1 P67/TXD 1 P61/CLK0 P62/RxD0 P100/AN0 P101/AN1 P102/AN2 P103/AN3 3/DA 0/TB3 IN 4/DA 1/TB4 IN 5/ANEX0/CLK4 6/ANEX1/S OUT 1/TB1 IN IN 2/TB2 IN OUT 0/TA4 OUT P60/CTS0/RTS0 P64/CTS1/RTS1/CTS0/CLKS1 2/CLK 2/TA1 OUT 2/INT 1/RxD 2/SCL/TA0 IN /TB5 IN 3/INT 5/NMI P97/ADTRG /SIN4 P44/CS0 P50/WRL/WR P51/WRH/BHE 0/TB0 IN /CLK3 0/T XD 2/SDA/TA0 OUT 4/INT 1/TA4 IN 5/TA2 IN 5/D /INT3 6/D /INT4 7/D /INT5 P107/AN7/KI3 P106/AN6/KI2 P105/AN5/KI1 P104/AN4/KI0 M16C/62 Group 3/CTS 2/RTS 2/TA1 IN Pin Configuration PIN CONFIGURATION (top view) Package: 100P6S-A Figure 1.1.1. Pin configuration (top view)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 0 21 22 23 24 25 51525354555657585960616263646566676869707172737475 100 P00/D0 P01/D1 P02/D2 P03/D3 P04/D4 P05/D5 P06/D6 P07/D7 P10/D8 P11/D9 P12/D10 3/D 4/D VREF AV SS V CCX IN X OUTV SS RESETCNVssP8 7/X CIN 6/X COUTBYTE 0/A 0(/D 0/-) 1/A 1(/D 1/D 2/A 2(/D 2/D 3/A 3(/D 3/D 4/A 4(/D 4/D 5/A 5(/D 5/D 6/A 6(/D 6/D 7/A 7(/D 7/D 0/A 8(/-/D 1/A 2/A 3/A 4/A 5/A 6/A 7/A 0/A 1/A P42/A18 P43/A19 4/TA2 OUT 6/TA3 OUT P56/ALE 7/TA3 IN P55/HOLD P54/HLDA P53/BCLK P52/RD VccVss P57/RDY/CLK OUT P45/CS1 P46/CS2 P47/CS3 AVcc P63/TXD 0 P65/CLK1 P66/RxD1 P67/TXD 1 P61/CLK0 P62/RxD0 P100/AN0 P101/AN1 P102/AN2 P103/AN3 3/DA 0/TB3 IN 4/DA 1/TB4 IN P95/ANEX0/CLK4 P96/ANEX1/SOUT 4 1/TB1 IN IN 2/TB2 IN OUT 1/TA4 IN 0/TA4 OUT P60/CTS0/RTS0 P64/CTS1/RTS1/CTS0/CLKS1 2/INT 3/INT 5/NMI P97/ADTRG /SIN4 P44/CS0 P50/WRL/WR P51/WRH/BHE 0/TB0 IN /CLK3 4/INT P72/CLK2/TA1OUT /V P71/RxD2/SCL/TA0IN/TB5IN P70/TXD 2/SDA/TA0OUT 5/TA2 IN 3/CTS 2/RTS 2/TA1 IN 5/D /INT 6/D /INT 7/D /INT P107/AN7/KI3 P106/AN6/KI2 P105/AN5/KI1 P104/AN4/KI0 M16C/62 Group Figure 1.1.2. Pin configuration (top view) Package: 100P6Q-A PIN CONFIGURATION (top view)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Item Performance Number of basic instructions 91 instructions Shortest instruction execution time 62.5ns(f(X IN)=16MH Z, VCC =5V) 100ns (f(XIN)=10MH Z, VCC =3V, with software one-wait) : Mask ROM, flash memory 5V version 142.9ns (f(XIN)=7MH Z, VCC =3V, with software one-wait) : One-time PROM version Memory ROM (See the figure 1.1.4. ROM Expansion) capacity RAM 3K to 20K bytes I/O port P0 to P10 (except P85) 8 bits x 10, 7 bits x 1 Input port P8 5 1 bit x 1 Multifunction TA0, TA1, TA2, TA3, TA4 16 bits x 5 timer TB0, TB1, TB2, TB3, TB4, TB5 16 bits x 6 Serial I/O UART0, UART1, UART2 (UART or clock synchronous) x 3 SI/O3, SI/O4 (Clock synchronous) x 2 A-D converter 10 bits x (8 + 2) channels D-A converter 8 bits x 2 DMAC 2 channels (trigger: 24 sources) CRC calculation circuit CRC-CCITT Watchdog timer 15 bits x 1 (with prescaler) Interrupt 25 internal and 8 external sources, 4 software sources, 7 levels Clock generating circuit 2 built-in clock generation circuits (built-in feedback resistor, and external ceramic or quartz oscillator) Supply voltage 4.2 to 5.5V (f(X IN)=16MH Z, without software wait) : Mask ROM, flash memory 5V version 4.5 to 5.5V (f(X IN)=16MH Z, without software wait) : One-time PROM version 2.7 to 5.5V (f(X IN)=10MH Z with software one-wait) : Mask ROM, flash memory 5V version 2.7 to 5.5V (f(X IN)=7MH Z with software one-wait) : One-time PROM version Power consumption 25.5mW (f(XIN) = 10MHZ, VCC =3V with software one-wait) I/O I/O withstand voltage 5V characteristicsOutput current 5mA Memory expansion Available (to 1.2M bytes or 4M bytes) Device configuration CMOS high performance silicon gate Package 100-pin plastic mold QFP Table 1.1.1. Performance outline of M16C/62 group Performance Outline Table 1.1.1 is a performance outline of M16C/62 group.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Mitsubishi plans to release the following products in the M16C/62 group: (1) Support for mask ROM version, external ROM version, one-time PROM version, EPROM version, and Flash memory version (2) ROM capacity (3) Package 100P6S-A : Plastic molded QFP (mask ROM, one-time PROM, and flash memory versions) 100P6Q-A : Plastic molded QFP(mask ROM, one-time PROM, and flash memory versions) 100D0 : Ceramic LCC (EPROM version) Figure 1.1.4. ROM expansion The M16C/62 group products currently supported are listed in Table 1.1.2. Table 1.1.2. M16C/62 group ROM Size (Byte) External ROM 128K 96K 64K 32K M30620M8-XXXFP/GP M30622M8-XXXFP/GP M30620MA-XXXFP/GP M30622MA-XXXFP/GP M30620MC-XXXFP/GP M30622MC-XXXFP/GP Mask ROM version One-time PROM version EPROM version Flash memory version M30620ECFP/GP M30620ECFS M30624FGFP/GP M30624FGLFP/GP256K M30624MG-XXXFP/GP M30622M4-XXXFP/GP External ROM version M30620SFP/GP M30622SFP/GP RAM capacityROM capacity Package type RemarksType No November. 1999 M30622M4-XXXFP 3K byte 100P6S-A M30622M4-XXXGP 100P6Q-A M30620M8-XXXFP 64K byte 10K byte 100P6S-A mask ROM version M30620M8-XXXGP 100P6Q-A M30622M8-XXXFP 4K byte 100P6S-A M30622M8-XXXGP 100P6Q-A M30620MA-XXXFP 10K byte 100P6S-A 3K byte M30622SFP External ROM version M30622SGP 100P6Q-A 100P6S-A 10K byteM30620MC-XXXGP 10K byte One-time PROM version M30620ECFS 10K byte EPROM version (Note) M30620ECFP M30620MC-XXXFP M30622MC-XXXFP M30622MC-XXXGP M30620ECGP 5K byte 128K byte 100D0 100P6S-A 100P6Q-A 100P6S-A 100P6Q-A 100P6S-A 100P6Q-A Note: Do not use the EPROM version for mass production, because it is a tool for program development (for evaluation). 100P6S-AM30620SFP 10K byte 100P6Q-AM30620SGP M30620MA-XXXGP 96K byte 100P6Q-A M30622MA-XXXFP 5K byte 100P6S-A M30622MA-XXXGP 100P6Q-A M30624MG-XXXFP 20K byte 100P6S-A M30624MG-XXXGP 100P6Q-A 256K byte M30624FGFP M30624FGGP M30624FGLFP M30624FGLGP 128K byte 20K byte256K byte Flash memory 5V version Flash memory 3V version20K byte256K byte 32K byte 128K byte 100P6S-A 100P6Q-A 100P6S-A 100P6Q-A

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description Package type: FP : Package 100P6S-A GP : 100P6Q-A FS : 100D0 ROM No. Omitted for blank one-time PROM version,and EPROM version, and flash memory version ROM capacity: 4 : 32K bytes 8 : 64K bytes A : 96K bytes C : 128K bytes G: 256K bytes Memory type: M : Mask ROM version E : EPROM or one-time PROM version S : External ROM version F : Flash memory version Type No. M 3 0 6 2 2 M 8 – X X X F P M16C/62 Group M16C Family Shows RAM capacity, pin count, etc (The value itself has no specific meaning) Figure 1.1.5. Type No., memory size, and package

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Pin Description VCC , VSS CNV SS XIN XOUT BYTE AV CC AV SS VREF P00 to P07 D 0 to D7 P10 to P17 D 8 to D15 P20 to P27 A0 to A7 A0/D0 to A7/D7 A0, A1/D0 to A7/D6 P30 to P37 A8 to A15 A8/D7, A9 to A15 P40 to P47 Signal name Power supply input CNV SS Reset input Clock input Clock output External data bus width select input Analog power supply input Reference voltage input I/O port P0 I/O port P1 I/O port P2 I/O port P3 I/O port P4 Supply 2.7 to 5.5 V to the V CC pin. Supply 0 V to the VSS pin. Function This pin switches between processor modes. Connect this pin to the VSS pin when after a reset you want to start operation in single-chip mode (memory expansion mode) or the VCC pin when starting operation in microprocessor mode. A “L” on this input resets the microcomputer. These pins are provided for the main clock generating circuit.Connect a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open. This pin selects the width of an external data bus. A 16-bit width is selected when this input is “L”; an 8-bit width is selected when this input is “H”. This input must be fixed to either “H” or “L”. Connect this pin to the V SS pin when not using external data bus. This pin is a power supply input for the A-D converter. Connect this pin to VCC . This pin is a power supply input for the A-D converter. Connect this pin to VSS . This pin is a reference voltage input for the A-D converter. This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When used for input in single-chip mode, the port can be set to have or not have a pull-up resistor in units of four bits by software. In memory expansion and microprocessor modes, selection of the internal pull-resistor is not available. When set as a separate bus, these pins input and output data (D 0–D 7). This is an 8-bit I/O port equivalent to P0. Pins in this port also function as external interrupt pins as selected by software. When set as a separate bus, these pins input and output data (D8–D 15). This is an 8-bit I/O port equivalent to P0. These pins output 8 low-order address bits (A0–A7). If the external bus is set as an 8-bit wide multiplexed bus, these pins input and output data (D0–D 7) and output 8 low-order address bits (A0–A7) separated in time by multiplexing. If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D0–D 6) and output address (A1–A7) separated in time by multiplexing. They also output address (A0). This is an 8-bit I/O port equivalent to P0. These pins output 8 middle-order address bits (A8–A15). If the external bus is set as a 16-bit wide multiplexed bus, these pins input and output data (D7) and output address (A8) separated in time by multiplexing. They also output address (A9–A15). This is an 8-bit I/O port equivalent to P0. Pin name Input Input Input Output Input Input Input/output Input/output Input/output Input/output I/O type Analog power supply input Input/output Output Input/output Output Input/output Input/output Output Input/output Output Input/output Output Output CS 0 to CS3, A16 to A19 These pins output CS0–CS 3 signals and A16–A19. CS0–CS 3 are chip select signals used to specify an access space. A16–A19 are 4 high- order address bits. RESET Pin Description

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Pin Description Signal name FunctionPin name I/O type I/O port P5 Input/output Input/output Input/output Input/output Input/output Input/output Input Input/output Input/output I/O port P6 I/O port P7 I/O port P8 I/O port P85 I/O port P9 I/O port P10 P50 to P57 P60 to P67 P70 to P77 P80 to P84, P86, P87, P85 P90 to P97 P100 to P107 This is an 8-bit I/O port equivalent to P0. In single-chip mode, P57 in this port outputs a divide-by-8 or divide-by-32 clock of XIN or a clock of the same frequency as XCIN as selected by software. Output Output Output Output Output Input Output Input This is an 8-bit I/O port equivalent to P0. When used for input in single- chip, memory expansion, and microprocessor modes, the port can be set to have or not have a pull-up resistor in units of four bits by software. Pins in this port also function as UART0 and UART1 I/O pins as selected by software. This is an 8-bit I/O port equivalent to P6 (P7 0 and P71 are N channel open-drain output). Pins in this port also function as timer A0–A3, timer B5 or UART2 I/O pins as selected by software. This is an 8-bit I/O port equivalent to P6. Pins in this port also function as SI/O3, 4 I/O pins, Timer B0–B4 input pins, D-A converter output pins, A-D converter extended input pins, or A-D trigger input pins as selected by software. This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins. Furthermore, P10 4–P107 also function as input pins for the key input interrupt function. WRL / WR, WRH / BHE, RD, BCLK, HLDA, HOLD, ALE, RDY Output WRL, WRH (WR and BHE), RD, BCLK, HLDA, and ALE signals. WRL and WRH, and BHE and WR can be switched using software control. WRL, WRH, and RD selected With a 16-bit external data bus, data is written to even addresses when the WRL signal is “L” and to the odd addresses when the WRH signal is “L”. Data is read when RD is “L”. WR, BHE, and RD selected Data is written when WR is “L”. Data is read when RD is “L”. Odd addresses are accessed when BHE is “L”. Use this mode when using an 8-bit external data bus. While the input level at the HOLD pin is “L”, the microcomputer is placed in the hold state. While in the hold state, HLDA outputs a “L” level. ALE is used to latch the address. While the input level of the RDY pin is “L”, the microcomputer is in the ready state. P80 to P84, P86, and P87 are I/O ports with the same functions as P6. Using software, they can be made to function as the I/O pins for timer A4 and the input pins for external interrupts. P8 6 and P87 can be set using software to function as the I/O pins for a sub clock generation circuit. In this case, connect a quartz oscillator between P8 6 (XCOUT pin) and P87 (XCIN pin). P85 is an input-only port that also functions for NMI. The NMI interrupt is generated when the input at this pin changes from “H” to “L”. The NMI function cannot be cancelled using software. The pull-up cannot be set for this pin.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Central Processing Unit (CPU) The CPU has a total of 13 registers shown in Figure 1.5.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks. (1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3) Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations. Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1). (2) Address registers (A0 and A1) Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0). /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines H L b15 b8 b7 b0 R0 (Note) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines H L b15 b8 b7 b0 R1 (Note) R2 (Note) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines b15 b0 R3 (Note) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines b15 b0 A0(Note) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines b15 b0 A1(Note) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines b15 b0 FB (Note) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines b15 b0 Data registers Address registers Frame base registers b15 b0 b15 b0 b15 b0 b15 b0 b0 b19 b0 b19 H L Program counter Interrupt table register User stack pointer Interrupt stack pointer Static base register Flag register PC INTB USP ISP SB FLG Note: These registers consist of two register banks. /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines CDZSBOIUIPL Figure 1.5.1. Central processing unit register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU (3) Frame base register (FB) Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing. (4) Program counter (PC) Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed. (5) Interrupt table register (INTB) Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table. (6) Stack pointer (USP/ISP) Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each config- ured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG). (7) Static base register (SB) Static base register (SB) is configured with 16 bits, and is used for SB relative addressing. (8) Flag register (FLG) Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 1.5.2 shows the flag register (FLG). The following explains the function of each flag:

Bit 0: Carry flag (C flag) This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
Bit 1: Debug flag (D flag) This flag enables a single-step interrupt. When this flag is “1”, a single-step interrupt is generated after instruction execution. This flag is cleared to “0” when the interrupt is acknowledged.
Bit 2: Zero flag (Z flag) This flag is set to “1” when an arithmetic operation resulted in 0; otherwise, cleared to “0”.
Bit 3: Sign flag (S flag) This flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, cleared to “0”.
Bit 4: Register bank select flag (B flag) This flag chooses a register bank. Register bank 0 is selected when this flag is “0” ; register bank 1 is selected when this flag is “1”.
Bit 5: Overflow flag (O flag) This flag is set to “1” when an arithmetic operation resulted in overflow; otherwise, cleared to “0”.
Bit 6: Interrupt enable flag (I flag) This flag enables a maskable interrupt. An interrupt is disabled when this flag is “0”, and is enabled when this flag is “1”. This flag is cleared to “0” when the interrupt is acknowledged.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU

Bit 7: Stack pointer select flag (U flag) Interrupt stack pointer (ISP) is selected when this flag is “0” ; user stack pointer (USP) is selected when this flag is “1”. This flag is cleared to “0” when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.
Bits 8 to 11: Reserved area
Bits 12 to 14: Processor interrupt priority level (IPL) Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.
Bit 15: Reserved area The C, Z, S, and O flags are changed when instructions are executed. See the software manual for details. Figure 1.5.2. Flag register (FLG) Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved area Processor interrupt priority level Reserved area Flag register (FLG) /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines CDZSBOIUIPL b0b15

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset show the internal status of the microcomputer immediately after the reset is cancelled. Table 1.6.1. Pin status when RESET pin level is “L” Status CNV SS = VCC CNV SS = VSS BYTE = VSS BYTE = VCC Pin name P2, P3, P40 to P43 P44 P45 to P47 P50 P51 P52 P53 P54 P55 P56 P57 P6, P7, P80 to P84, P86, P87, P9, P10 Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Input port (floating) Data input (floating) Data input (floating) Address output (undefined) BCLK output ALE output (“L” level is output) CS0 output (“H” level is output) WR output (“H” level is output) RD output (“H” level is output) RDY input (floating) Input port (floating) BCLK output BHE output (undefined) HLDA output (The output value depends on the input to the HOLD pin) HOLD input (floating) Data input (floating) Address output (undefined) CS0 output (“H” level is output) Input port (floating) (pull-up resistor is on) Input port (floating) Input port (floating) RDY input (floating) ALE output (“L” level is output) HOLD input (floating) HLDA output (The output value depends on the input to the HOLD pin) RD output (“H” level is output) BHE output (undefined) WR output (“H” level is output) Input port (floating) (pull-up resistor is on)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset Figure 1.6.3. Device's internal status after a reset is cleared x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Note: When the VCC level is applied to the CNVSS pin, it is 0316 at a reset. (1) (0004 16)···Processor mode register 0 (Note) 0016 (2) (0005 16)···Processor mode register 1 000 (3) (0006 16)···System clock control register 0 100 00 10 0 (4) (0007 16)···System clock control register 1 000 10 00 0 (5) (0008 16)···Chip select control register 000 00 01 0 (6) (0009 16)···Address match interrupt enable register 00 (7) Protect register (000A 16)··· 000 (9) (000F16)···Watchdog timer control register 0 0? 0 ???? (11) (001416)···Address match interrupt register 1 (001516)··· (001616)··· 0 0016 0016 0 0 0 (12) (002C16)···DMA0 control register 00000?00 (13) (003C16)···DMA1 control register 00000?00 (21) (004B16)···DMA0 interrupt control register ? 0 0 0 (22) (004C16)···DMA1 interrupt control register ? 0 0 0 (23) (004D16)···Key input interrupt control register ? 0 0 0 (20) (004A16)···Bus collision detection interrupt control register 0 0 0? (8) Data bank register (000B16)··· (001016)···Address match interrupt register 0 (001116)··· (001216)··· 0 0016 0016 0 0 0 (10) (14) (004416)···INT3 interrupt control register 00?000 (15) (004516)···Timer B5 interrupt control register ?000 (16) (004616)···Timer B4 interrupt control register ?000 (17) (004716)···Timer B3 interrupt control register ?000 (18) (004816)···SI/O4 interrupt control register 00?000 (19) (004916)···SI/O3 interrupt control register 00?000 (24)A-D conversion interrupt control register (25) (26) UART2 transmit interrupt control register UART2 receive interrupt control register (004E 16)··· ? 0 0 0 (004F16)··· (005016)··· ? 0 0 0 ? 0 0 0 000 0016 (27) (28) (29) (30) UART0 transmit interrupt control register UART0 receive interrupt control register UART1 transmit interrupt control register UART1 receive interrupt control register (31) (32) (33) (34) (35) (36) (37) Timer A0 interrupt control register Timer A1 interrupt control register Timer A2 interrupt control register Timer A3 interrupt control register Timer A4 interrupt control register Timer B0 interrupt control register Timer B1 interrupt control register (38)Timer B2 interrupt control register (39)INT0 interrupt control register (40)INT1 interrupt control register (41)INT2 interrupt control register (45)Three-phase output buffer register 0 (46)Three-phase output buffer register 1 Three-phase PWM control register 0(43) Three-phase PWM control register 1(44) (42)Timer B3,4,5 count start flag (47)Timer B3 mode register (48)Timer B4 mode register (49)Timer B5 mode register (50)Interrupt cause select register 0016 UART2 transmit/receive control register 1 UART2 transmit/receive control register 0 (037816)··· (037D16)··· (037C16)··· 0016 00000001 01000000(57) UART2 transmit/receive mode register(55) (56) (52)SI/O4 control register (54)UART2 special mode register (005116)··· (005216)··· (005316)··· (005416)··· (005516)··· (005616)··· (005716)··· (005816)··· (005916)··· (005A16)··· (005B16)··· (005C16)··· (005D16)··· (005E16)··· (005F16)··· (034A16)··· (034B16)··· (034816)··· (034916)··· (034016)··· (035B16)··· (035C16)··· (035D16)··· (035F16)··· (036616)··· (037716)··· (036216)···SI/O3 control register ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 0 0 0 ? 00000 ? 00000 ? 00000 0016 0016 0016 0016 00? 0000 00? 0000 00? 0000 4016 0016 4016(51) 000 (53)UART2 special mode register 2 (0376 16)··· 0016

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Reset (038316)···Trigger select flag (038416)···Up-down flag(62) (61) (039616)···Timer A0 mode register(63) (039716)···Timer A1 mode register(64) (039816)···Timer A2 mode register (67) (039B16)···Timer B0 mode register(68) (039C16)···Timer B1 mode register(69) (039D16)···Timer B2 mode register(70) (65) (039916)···Timer A3 mode register(66) (039A16)···Timer A4 mode register (038216)···One-shot start flag(60) 0016 0016 0016 0016 0016 0016 0016 0? 0000 00? 0000 00? 0000 (03AC16)···UART1 transmit/receive control register 0(75) (03AD16)···UART1 transmit/receive control register 1(76) (03B016)···UART transmit/receive control register 2(77) 0 (03A016)···UART0 transmit/receive mode register(71) (03A416)···UART0 transmit/receive control register 0(72) (03A516)···UART0 transmit/receive control register 1(73) 0016 000 1000 000 0010 (03A816)···UART1 transmit/receive mode register(74) 0016 000 1000 000 0010 0 00000 (03D716)···A-D control register 1 0016 000 0 000 Count start flag (0380 16)··· 0016 0(038116)···Clock prescaler reset flag (58) (59) x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set. Note1: When the VCC level is applied to the CNVSS pin, it is 0216 at a reset. Note2: This register is only exist in flash memory version. (03E216)···Port P0 direction register (84) (03E316)···Port P1 direction register (85) (03E616)···Port P2 direction register (86) (03E716)···Port P3 direction register (87) (03EA16)···Port P4 direction register (88) (03EB16)···Port P5 direction register (89) (03EE16)···Port P6 direction register (90) (03EF16)···Port P7 direction register (91) (03F216)···Port P8 direction register (92) (03F316)···Port P9 direction register (93) (03F616)···Port P10 direction register (94) (03FC16)···Pull-up control register 0 (95) (03FD16)···Pull-up control register 1(Note1) (96) (03FE16)···Pull-up control register 2 (97) Port control register (98) 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 00 0 000 0 (03DC16)···D-A control register (83) 0016 Frame base register (FB) (101) Address registers (A0/A1) (100) Interrupt table register (INTB) (102) User stack pointer (USP) (103) Interrupt stack pointer (ISP) (104) Static base register (SB) (105) Flag register (FLG) (106) 000016 000016 0000016 000016 000016 000016 000016 Data registers (R0/R1/R2/R3) (99) 000016 (03FF16)··· (03B616)···Flash memory control register 1 (Note2)(78) 0 (107) (03B716)···Flash memory control register 0 (Note2) (03BA16)···DMA1 cause select register 0016 (03D416)···A-D control register 2 (80) (03D616)···A-D control register 0 (81) (82) 0 000 0???0 0000 (03B816)···DMA0 cause select register (79) 0016 0 00010 (108) Figure 1.6.4. Device's internal status after a reset is cleared

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Figure 1.7.1. Location of peripheral unit control registers (1) 000016 000116 000216 000316 000416 000516 000616 000716 000816 000916 000A16 000B16 000C 16 000D 16 000E16 000F16 001016 001116 001216 001316 001416 001516 001616 001716 001816 001916 001A16 001B16 001C 16 001D 16 001E16 001F16 002016 002116 002216 002316 002416 002516 002616 002716 002816 002916 002A16 002B16 002C 16 002D 16 002E16 002F16 003016 003116 003216 003316 003416 003516 003616 003716 003816 003916 003A16 003B16 003C 16 003D 16 003E16 003F16 004016 004116 004216 004316 004416 004516 004616 004716 004816 004916 004A16 004B16 004C 16 004D 16 004E16 004F16 005016 005116 005216 005316 005416 005516 005616 005716 005816 005916 005A16 005B16 005C 16 005D 16 005E16 005F16 006016 006116 006216 006316 006416 006516 032A16 032B16 032C 16 032D 16 032E16 032F16 033016 033116 033216 033316 033416 033516 033616 033716 033816 033916 033A16 033B16 033C 16 033D 16 033E16 033F16 DMA0 control register (DM0CON) DMA0 source pointer (SAR0) DMA0 transfer counter (TCR0) DMA1 control register (DM1CON) DMA1 source pointer (SAR1) DMA1 transfer counter (TCR1) DMA1 destination pointer (DAR1) Watchdog timer start register (WDTS) Watchdog timer control register (WDC) Processor mode register 0 (PM0) Address match interrupt register 0 (RMAD0) Address match interrupt register 1 (RMAD1) Chip select control register (CSR) System clock control register 0 (CM0) System clock control register 1 (CM1) Address match interrupt enable register (AIER) Protect register (PRCR) Processor mode register 1(PM1) Data bank register (DBR) DMA0 destination pointer (DAR0) Timer A1 interrupt control register (TA1IC) UART0 transmit interrupt control register (S0TIC) Timer A0 interrupt control register (TA0IC) Timer A2 interrupt control register (TA2IC) UART0 receive interrupt control register (S0RIC) UART1 transmit interrupt control register (S1TIC) UART1 receive interrupt control register (S1RIC) DMA1 interrupt control register (DM1IC) DMA0 interrupt control register (DM0IC) Key input interrupt control register (KUPIC) A-D conversion interrupt control register (ADIC) Bus collision detection interrupt control register (BCNIC) UART2 transmit interrupt control register (S2TIC) UART2 receive interrupt control register (S2RIC) INT1 interrupt control register (INT1IC) Timer B0 interrupt control register (TB0IC) Timer B2 interrupt control register (TB2IC) Timer A3 interrupt control register (TA3IC) INT2 interrupt control register (INT2IC) INT0 interrupt control register (INT0IC) Timer B1 interrupt control register (TB1IC) Timer A4 interrupt control register (TA4IC) INT3 interrupt control register (INT3IC) Timer B5 interrupt control register (TB5IC) Timer B4 interrupt control register (TB4IC) Timer B3 interrupt control register (TB3IC) SI/O4 interrupt control register (S4IC) INT5 interrupt control register (INT5IC) SI/O3 interrupt control register (S3IC) INT4 interrupt control register (INT4IC) Note 1: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Figure 1.7.2. Location of peripheral unit control registers (2) 038016 038116 038216 038316 038416 038516 038616 038716 038816 038916 038A16 038B16 038C 16 038D 16 038E16 038F16 039016 039116 039216 039316 039416 039516 039616 039716 039816 039916 039A16 039B16 039C 16 039D 16 039E16 039F16 03A016 03A116 03A216 03A316 03A416 03A516 03A616 03A716 03A816 03A916 03AA 16 03AB 16 03AC 16 03AD 16 03AE 16 03AF 16 03B016 03B116 03B216 03B316 03B416 03B516 03B616 03B716 03B816 03B916 03BA 16 03BB 16 03BC 16 03BD 16 03BE 16 03BF 16 034016 034116 034216 034316 034416 034516 034616 034716 034816 034916 034A16 034B16 034C 16 034D 16 034E16 034F16 035016 035116 035216 035316 035416 035516 035616 035716 035816 035916 035A16 035B16 035C 16 035D 16 035E16 035F16 036016 036116 036216 036316 036416 036516 036616 036716 036816 036916 036A16 036B16 036C 16 036D 16 036E16 036F16 037016 037116 037216 037316 037416 037516 037616 037716 037816 037916 037A16 037B16 037C 16 037D 16 037E16 037F16 Timer A1-1 register (TA11) Timer A2-1 register (TA21) Dead time timer(DTT) Timer B2 interrupt occurrence frequency set counter(ICTB2) Three-phase PWM control register 0(INVC0) Three-phase PWM control register 1(INVC1) Three-phase output buffer register 0(IDB0) Three-phase output buffer register 1(IDB1) Timer B3 register (TB3) Timer B4 register (TB4) Timer B5 register (TB5) Timer B3, 4, 5 count start flag (TBSR) Timer B3 mode register (TB3MR) Timer B4 mode register (TB4MR) Timer B5 mode register (TB5MR) Interrupt cause select register (IFSR) Timer A0 (TA0) Timer A1 (TA1) Timer A2 (TA2) Timer B0 (TB0) Timer B1 (TB1) Timer B2 (TB2) Count start flag (TABSR) One-shot start flag (ONSF) Timer A0 mode register (TA0MR) Timer A1 mode register (TA1MR) Timer A2 mode register (TA2MR) Timer B0 mode register (TB0MR) Timer B1 mode register (TB1MR) Timer B2 mode register (TB2MR) Up-down flag (UDF) Timer A3 (TA3) Timer A4 (TA4) Timer A3 mode register (TA3MR) Timer A4 mode register (TA4MR) Trigger select register (TRGSR) Clock prescaler reset flag (CPSRF) UART0 transmit/receive mode register (U0MR) UART0 transmit buffer register (U0TB) UART0 receive buffer register (U0RB) UART1 transmit/receive mode register (U1MR) UART1 transmit buffer register (U1TB) UART1 receive buffer register (U1RB) UART0 bit rate generator (U0BRG) UART0 transmit/receive control register 0 (U0C0) UART0 transmit/receive control register 1 (U0C1) UART1 bit rate generator (U1BRG) UART1 transmit/receive control register 0 (U1C0) UART1 transmit/receive control register 1 (U1C1) DMA1 request cause select register (DM1SL) DMA0 request cause select register (DM0SL) CRC data register (CRCD) CRC input register (CRCIN) SI/O3 transmit/receive register (S3TRR) SI/O4 transmit/receive register (S4TRR) SI/O3 control register (S3C) SI/O3 bit rate generator (S3BRG) SI/O4 bit rate generator (S4BRG) SI/O4 control register (S4C) UART2 special mode register (U2SMR) UART2 receive buffer register (U2RB) UART2 transmit buffer register (U2TB) UART2 transmit/receive control register 0 (U2C0) UART2 transmit/receive mode register (U2MR) UART2 transmit/receive control register 1 (U2C1) UART2 bit rate generator (U2BRG) UART transmit/receive control register 2 (UCON) Timer A4-1 register (TA41) UART2 special mode register 2(U2SMR2) Note 1: This register is only exist in flash memory version. Note 2: Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write. Flash memory control register 0 (FMR0) (Note1) Flash memory control register 1 (FMR1) (Note1)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SFR Figure 1.7.3. Location of peripheral unit control registers (3) 03C0 16 03C1 16 03C2 16 03C3 16 03C4 16 03C5 16 03C6 16 03C7 16 03C8 16 03C9 16 03CA 16 03CB 16 03CC 16 03CD 16 03CE 16 03CF 16 03D0 16 03D1 16 03D2 16 03D3 16 03D4 16 03D5 16 03D6 16 03D7 16 03D8 16 03D9 16 03DA 16 03DB 16 03DC 16 03DD 16 03DE 16 03DF 16 03E016 03E116 03E216 03E316 03E416 03E516 03E616 03E716 03E816 03E916 03EA 16 03EB 16 03EC 16 03ED 16 03EE 16 03EF 16 03F016 03F116 03F216 03F316 03F416 03F516 03F616 03F716 03F816 03F916 03FA 16 03FB 16 03FC 16 03FD 16 03FE 16 03FF16 A-D register 7 (AD7) A-D register 0 (AD0) A-D register 1 (AD1) A-D register 2 (AD2) A-D register 3 (AD3) A-D register 4 (AD4) A-D register 5 (AD5) A-D register 6 (AD6) Port P0 (P0) Port P0 direction register (PD0) Port P1 (P1) Port P1 direction register (PD1) Port P2 (P2) Port P2 direction register (PD2) Port P3 (P3) Port P3 direction register (PD3) Port P4 (P4) Port P4 direction register (PD4) Port P5 (P5) Port P5 direction register (PD5) Port P6 (P6) Port P6 direction register (PD6) Port P7 (P7) Port P7 direction register (PD7) Port P8 (P8) Port P8 direction register (PD8) Port P9 (P9) Port P9 direction register (PD9) Port P10 (P10) Port P10 direction register (PD10) Pull-up control register 0 (PUR0) Pull-up control register 1 (PUR1) Pull-up control register 2 (PUR2) A-D control register 0 (ADCON0) A-D control register 1 (ADCON1) D-A register 0 (DA0) D-A register 1 (DA1) D-A control register (DACON) A-D control register 2 (ADCON2) Port control register (PCR) Note : Locations in the SFR area where nothing is allocated are reserved areas. Do not access these areas for read or write.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Memory Space Expansion Functions 000000 080000 100000 180000 200000 280000 380000 3FFFFF ROM address M16C address 40000 BFFFF 40000 BFFFF 3C0000 340000 2C0000 240000 1C0000 140000 0C0000

040000 Bank 0

/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Data area /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Program/ data area Areas used for data only 00000016 to 38000016 Area commonly used for data and programs 38000016 to 3BFFFF16 Area commonly used for data and programs 3C0000 16 to 3FFFFF16 Address area map of 4-M byte ROM Offset bit = 0 Offset bit = 1 300000 Program/ data area Data area Bank 0 Figure 1.8.7. Relationship between addresses on 4-M byte ROM and those on M16C

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Processor Mode Figure 1.9.1. Processor mode register 0 and 1 Processor mode register 0 (Note 1) Symbol Address When reset PM0 0004 16 0016 (Note 2) Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 0 0: Single-chip mode 0 1: Memory expansion mode 1 0: Inhibited 1 1: Microprocessor mode b1 b0 PM03 PM01 PM00 Processor mode bit PM02 R/W mode select bit 0 : RD,BHE,WR 1 : RD,WRH,WRL Software reset bit The device is reset when this bit is set to “1”. The value of this bit is “0” when read. PM04 0 0 : Multiplexed bus is not used 0 1 : Allocated to CS2 space 1 0 : Allocated to CS1 space 1 1 : Allocated to entire space (Note4) b5 b4 Multiplexed bus space select bit PM05 PM06 PM07 Port P40 to P43 function select bit (Note 3) 0 : Address output 1 : Port function (Address is not output) BCLK output disable bit0 : BCLK is output 1 : BCLK is not output (Pin is left floating) Note 1: Set bit 1 of the protect register (address 000A 16) to “1” when writing new values to this register. Note 2: If the VCC voltage is applied to the CNVSS , the value of this register when reset is 0316. (PM00 and PM01 both are set to “1”.) Note 3: Valid in microprocessor and memory expansion modes. Note 4: If the entire space is of multiplexed bus in memory expansion mode, choose an 8- bit width.The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode. The higher-order address becomes a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select. Processor mode register 1 (Note 1) Symbol Address When reset PM1 0005 16 00000XX0 2 Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate. Reserved bit Must always be set to “0” Note 1: Set bit 1 of the protect register (address 000A16) to “1” when writing new values to this register. Note 2: Be sure to set this bit to 0 except products whose RAM size and ROM size exceed 15K bytes and 192K bytes respectively. In using M30624MG/FG, a product having a RAM of more than 15K bytes and a ROM of more than 192K bytes, set this bit to 1 at the beginning of user program. Specify D0000 16 or a subsequent address, which becomes an internal ROM area if PM13 is set to “0” at the time reset is revoked, for the reset vector table of user program. Note 3: With the processor running in memory expansion mode or in microprocessor mode, setting this bit provides the means of expanding the external memory area. (Normal mode: up to 1M byte, expansion mode 1: up to 1.2 M bytes, expansion mode 2: up to 4M bytes) For details, see “Memory space expansion functions”. /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines PM17 Wait bit 0 : No wait state 1 : Wait state inserted /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Memory area expansion bit (Note 3)0 0 : Normal mode (Do not expand) 0 1 : Inhibited 1 0 : Memory area expansion mode 1 1 1 : Memory area expansion mode 2 b5 b4 PM15 PM14 /LiteDiagLines /LiteDiagLines Reserved bit Must always be set to “0” Internal reserved area expansion bit (Note 2) PM13 0: The same internal reserved area as that of M16C/60 and M16C/61 group 1: Expands the internal RAM area and internal ROM area to 23 K bytes and to 256K bytes respectively. (Note 2) /LiteDiagLines /LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Processor Mode Single-chip mode SFR area Internal RAM area Inhibited Internal ROM area Microprocessor mode SFR area Internal RAM area External area Internally reserved area 0000016 0040016 XXXXX 16 YYYYY 16 FFFFF 16 D0000 16 External area : Accessing this area allows the user to access a device connected externally to the microcomputer. 0400016 Memory expansion mode SFR area Internal RAM area External area Internal ROM area Internally reserved area Internally reserved area Note : These memory maps show an instance in which PM13 is set to 0; but in the case of M30624MG/FG, they show an instance in which PM13 is set to 1. M30622M4 00FFF 16 F800016 C0000 16053FF16M30624MG/FG M30620M8 02BFF 16 F000016 E800016017FF16M30622MA E000016017FF16M30622MC M30620MA E8000 1602BFF 16 M30622M8/E8 F0000 16013FF16 Address XXXXX16Type No. Address YYYYY16 M30620MC/EC E0000 1602BFF 16 Figure 1.10.1. Memory maps in each processor mode (without memory area expansion, normal mode)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Processor Mode Figure 1.10.2 shows the memory maps and the chip selection areas effected by PM13 (the internal re- served area expansion bit) in each processor mode for the product having an internal RAM of more than 15K bytes and a ROM of more than 192K bytes. /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines SFR area (1K bytes) Internal RAM area (15K bytes) External area /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Internal RAM area (15K bytes) External area Internal ROM area (192K bytes) Internal reserved area expansion bit="0" SFR area (1K bytes) After reset Memory expansion mode Microprocessor mode /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines SFR area (1K bytes) Internal RAM area (15K bytes) External area /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Internal RAM area (15K bytes) External area Internal ROM area (192K bytes) Internal reserved area expansion bit="0" SFR area (1K bytes) After reset Memory expansion mode Microprocessor mode /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines SFR area (1K bytes) Internal RAM area (15K bytes) External area 0000016 0040016 FFFFF 16 D0000 16 0800016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Internal RAM area (15K bytes) External area Internal ROM area (192K bytes) CS3 (16K bytes) CS2 (128K bytes) CS1 (32K bytes) CS0 Memory expansion mode : 640K bytes Microprocessor mode : 832K bytes 2800016 3000016 0400016 (1)Normal mode Internal reserved area expansion bit="0" SFR area (1K bytes) After reset /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines SFR area (1K bytes) 0000016 0040016 FFFFF 16 C0000 16 0800016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Internal RAM area (20K bytes) Internal ROM area (256K bytes) CS3 (8K bytes) CS2 (128K bytes) CS1 (32K bytes) CS0 Memory expansion mode : 576K bytes Microprocessor mode : 832K bytes 2800016 3000016 0540016 Internal reserved area expansion bit="1" SFR area (1K bytes) After reset, and set the Internal reserved area expansion bit to "1" 0600016 BFFFF 16 CFFFF 16 Note: The reset vector lies in an area between D000016 and FFFFB16. 0000016 0040016 FFFFF 16 D0000 16 0800016 CS3 (16K bytes) CS2 (128K bytes) CS1 (32K bytes) CS0 Memory expansion mode : 816K bytes Microprocessor mode : 1008K bytes 2800016 3000016 0400016 (2)Expansion mode 1 0000016 0040016 FFFFF 16 C0000 16

0800016 CS3 (8K bytes)

CS2 (128K bytes) CS1 (32K bytes) CS0 Memory expansion mode : 744K bytes Microprocessor mode : 1000K bytes 2800016 3000016 0540016 0600016 BFFFF 16 CFFFF 16 176K bytes = the extent of memory expanded 168K bytes = the extent of memory expanded (2)Expansion mode 2 0000016 0040016 FFFFF 16 D0000 16 0800016 CS3 (16K bytes) CS2 (128K bytes) CS1 (96K bytes) CS0 Memory expansion mode : 512K bytes x 7banks + 256K bytes Microprocessor mode : 512K bytes x 8banks 2800016 4000016 0400016 0000016 0040016 FFFFF 16 C0000 16 0800016 CS3 (8K bytes) CS2 (128K bytes) CS1 (96K bytes) CS0 Memory expansion mode : 512K bytes x 7banks + 256K bytes Microprocessor mode : 512K bytes x 8banks 2800016 4000016 0540016 0600016 BFFFF 16 CFFFF 16 Memory expansion mode Microprocessor mode Memory expansion mode Microprocessor mode Internal RAM area (20K bytes) Internal reserved area External area External area /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines SFR area (1K bytes) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Internal RAM area (20K bytes) Internal ROM area (256K bytes) Internal reserved area expansion bit="1" SFR area (1K bytes) Note: The reset vector lies in an area between D000016 and FFFFB16. Memory expansion mode Microprocessor mode Internal RAM area (20K bytes) External area External area /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines SFR area (1K bytes) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Internal RAM area (20K bytes) Internal ROM area (256K bytes) Internal reserved area expansion bit="1" SFR area (1K bytes) Note: The reset vector lies in an area between D000016 and FFFFB16. Memory expansion mode Microprocessor mode Internal RAM area (20K bytes) External area External area Internal reserved area Internal reserved area Internal reserved area Internal reserved area Internal reserved area After reset, and set the Internal reserved area expansion bit to "1" After reset, and set the Internal reserved area expansion bit to "1" Figure 1.10.2. Memory location and chip select area in each processor mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Settings Bus Settings The BYTE pin and bits 4 to 6 of the processor mode register 0 (address 000416) are used to change the bus settings. Table 1.11.1 shows the factors used to change the bus settings. Bus setting Switching factor Switching external address bus width Bit 6 of processor mode register 0 Switching external data bus width BYTE pin Switching between separate and multiplex bus Bits 4 and 5 of processor mode register 0 (1) Selecting external address bus width The address bus width for external output in the 1M bytes of address space can be set to 16 bits (64K bytes address space) or 20 bits (1M bytes address space). When bit 6 of the processor mode register 0 is set to “1”, the external address bus width is set to 16 bits, and P2 and P3 become part of the address bus. P4 0 to P43 can be used as programmable I/O ports. When bit 6 of processor mode register 0 is set to “0”, the external address bus width is set to 20 bits, and P2, P3, and P40 to P43 become part of the address bus. (2) Selecting external data bus width The external data bus width can be set to 8 or 16 bits. (Note, however, that only the separate bus can be set.) When the BYTE pin is “L”, the bus width is set to 16 bits; when “H”, it is set to 8 bits. (The internal bus width is permanently set to 16 bits.) While operating, fix the BYTE pin either to “H” or to “L”. (3) Selecting separate/multiplex bus The bus format can be set to multiplex or separate bus using bits 4 and 5 of the processor mode register 0.

Separate bus In this mode, the data and address are input and output separately. The data bus can be set using the BYTE pin to be 8 or 16 bits. When the BYTE pin is “H”, the data bus is set to 8 bits and P0 functions as the data bus and P1 as a programmable I/O port. When the BYTE pin is “L”, the data bus is set to 16 bits and P0 and P1 are both used for the data bus. When the separate bus is used for access, a software wait can be selected.
Multiplex bus In this mode, data and address I/O are time multiplexed. With an 8-bit data bus selected (BYTE pin = “H”), the 8 bits from D 0 to D7 are multiplexed with A0 to A7. With a 16-bit data bus selected (BYTE pin = “L”), the 8 bits from D0 to D7 are multiplexed with A1 to A8. D 8 to D15 are not multiplexed. In this case, the external devices connected to the multiplexed bus are mapped to the microcomputer’s even addresses (every 2nd address). To access these external de- vices, access the even addresses as bytes. The ALE signal latches the address. It is output from P5 Before using the multiplex bus for access, be sure to insert a software wait. If the entire space is of multiplexed bus in memory expansion mode, choose an 8-bit width. The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode. The higher-order address becomes a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select. Table 1.11.1. Factors for switching bus settings

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Settings P00 to P07 I/O port Data bus Data bus Data bus Data bus I/O port Either CS1 or CS2 is for multiplexed bus and others are for separate bus (separate bus) multiplexed bus for the entire space Single-chip mode Memory expansion mode/microprocessor modes Memory expansion mode Data bus width BYTE pin level Port P40 to P43 function select bit = 0 8 bit “H” 8 bits “H” 16 bits “L” 8 bits “H” 16 bits “L” Note 1: If the entire space is of multiplexed bus in memory expansion mode, choose an 8-bit width. The processor operates using the separate bus after reset is revoked, so the entire space multiplexed bus cannot be chosen in microprocessor mode. The higher-order address becomes a port if the entire space multiplexed bus is chosen, so only 256 bytes can be used in each chip select. Note 2: Address bus when in separate bus mode. Processor mode Multiplexed bus space select bit CS (chip select) or programmable I/O port (For details, refer to “Bus control”) Outputs RD, WRL, WRH, and BCLK or RD, BHE, WR, and BCLK (For details, refer to “Bus control”) Port P40 to P43 function select bit = 1 P10 to P17 I/O port I/O port Data bus I/O port Data bus I/O port P21 to P27 I/O port Address bus Address bus Address bus Address bus Address bus /data bus(Note 2) /data bus(Note 2) /data bus P20 I/O port Address bus Address bus Address bus Address bus Address bus /data bus(Note 2) /data bus P30 I/O port Address bus Address bus Address bus Address bus A 8/D7 /data bus(Note 2) P31 to P37 I/O port Address bus Address bus Address bus Address bus I/O port P40 to P43 I/O port I/O port I/O port /O port I/O port I/O port P40 to P43 I/O port Address bus Address bus Address bus Address bus I/O port P44 to P47 I/O port P50 to P53 I/O port P54 I/O port HLDA HLDA HLDA HLDA HLDA P55 I/O port HOLD HOLD HOLD HOLD HOLD P56 I/O port ALE ALE ALE ALE ALE P57 I/O port RDY RDY RDY RDY RDY Table 1.11.2. Pin functions for each processor mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control Bus Control The following explains the signals required for accessing external devices and software waits. The signals required for accessing the external devices are valid when the processor mode is set to memory expansion mode and microprocessor mode. The software waits are valid in all processor modes. (1) Address bus/data bus The address bus consists of the 20 pins A 0 to A19 for accessing the 1M bytes of address space. The data bus consists of the pins for data I/O. When the BYTE pin is “H”, the 8 ports D0 to D7 function as the data bus. When BYTE is “L”, the 16 ports D0 to D15 function as the data bus. When a change is made from single-chip mode to memory expansion mode, the value of the address bus is undefined until external memory is accessed. (2) Chip select signal The chip select signal is output using the same pins as P4 4 to P47. Bits 0 to 3 of the chip select control register (address 000816) set each pin to function as a port or to output the chip select signal. The chip select control register is valid in memory expansion mode and microprocessor mode. In single-chip mode, P4 4 to P47 function as programmable I/O ports regardless of the value in the chip select control register. In microprocessor mode, only CS0 outputs the chip select signal after the reset state has been can- The chip select signal can be used to split the external area into as many as four blocks. Tables 1.12.1 and 1.12.2 show the external memory areas specified using the chip select signal. Processor modeMemory space expansion mode Specified address range Memory expansion mode Normal mode (PM15,14=0,0) Chip select signal CS0 CS1 CS2 CS3 3000016 to CFFFF 16 (640K bytes) Microprocessor mode Memory expansion mode Memory expansion mode Expansion mode 1 (PM15,14=1,0) Expansion mode 2 (PM15,14=1,1) 2800016 to 2FFFF 16 (32K bytes) 0800016 to 27FFF 16 (128K bytes) 0400016 to 07FFF 16 (16K bytes) Microprocessor mode 3000016 to FFFFF 16 (832K bytes) 0400016 to CFFFF 16 (816K bytes) 0400016 to FFFFF 16 (1008K bytes) 4000016 to BFFFF 16 (512K bytes X 7 + 256K bytes) 2800016 to 3FFFF 16 (96K bytes) Microprocessor mode 4000016 to FFFFF 16 (512K bytes X 8) Table 1.12.1. External areas specified by the chip select signals (A product having an internal RAM equal to or less than 15K bytes and a ROM equal to or less than 192K bytes)(Note) Note :Be sure to set bit 3 (PM13) of processor mode register 1 to “0”.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control WFunctionBit symbol Bit name Chip select control register Symbol Address When reset CSR 0008 16 0116 R b7 b6 b5 b4 b3 b2 b1 b0 CS1 CS0 CS3 CS2 CS0 output enable bit CS1 output enable bit CS2 output enable bit CS3 output enable bit CS1W CS0W CS3W CS2W CS0 wait bit CS1 wait bit CS2 wait bit CS3 wait bit 0 : Chip select output disabled (Normal port pin) 1 : Chip select output enabled 0 : Wait state inserted 1 : No wait state /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Figure 1.12.1. Chip select control register Processor modeMemory space expansion mode Memory expansion mode Normal mode (PM15,14=0,0) Chip select signal CS0 CS1 CS2 CS3 3000016 to CFFFF16 (640K bytes) 2800016 to 2FFFF 16 (32K bytes) 0800016 to 27FFF 16 (128K bytes) When PM13=0 Microprocessor mode 3000016 to BFFFF16 (576K bytes) 3000016 to FFFFF16 (816K bytes) 0400016 to FFFFF16 (1008K bytes) Memory expansion mode Expansion mode 1 (PM15,14=1,0) Microprocessor mode 0400016 to CFFFF16 (816K bytes) 0600016 to BFFFF16 (744K bytes) Memory expansion mode Expansion mode 2 (PM15,14=1,1) (512K bytes X 7 +256K bytes) 2800016 to 3FFFF 16 (96K bytes)Microprocessor mode 4000016 to FFFFF16 (512K bytes X 8) When PM13=0 When PM13=1 When PM13=0 When PM13=1 4000016 to BFFFF16 When PM13=1 0400016 to 07FFF 16 (16K bytes) 0600016 to 07FFF 16 (8K bytes)Specified address range 0600016 to BFFFF16 (1000K bytes) When PM13=0 When PM13=1 Table 1.12.2. External areas specified by the chip select signals (A product having an internal RAM of more than 15K bytes and a ROM of more than 192K bytes)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control Table 1.12.4. Operation of RD, WR, and BHE signals Status of external data busRD BHEWR HLL LHL HLH LHH Write 1 byte of data to odd address Read 1 byte of data from odd address Write 1 byte of data to even address Read 1 byte of data from even address Data bus width A0 H H L L HLL L LHL L HL H / L LH H / L 8-bit (BYTE = “H”) Write data to both even and odd addresses Read data from both even and odd addresses Write 1 byte of data Read 1 byte of data 16-bit (BYTE = “L”) Not used Not used Status of external data bus Read data Write 1 byte of data to even address Write 1 byte of data to odd address Write data to both even and odd addresses WRHWRLRDData bus width 16-bit (BYTE = “L”) H H H H L H L H H L L L Table 1.12.3. Operation of RD, WRL, and WRH signals (3) Read/write signals With a 16-bit data bus (BYTE pin =“L”), bit 2 of the processor mode register 0 (address 000416) select the combinations of RD, BHE, and WR signals or RD, WRL, and WRH signals. With an 8-bit data bus (BYTE pin = “H”), use the combination of RD, WR, and BHE signals. (Set bit 2 of the processor mode register 0 After a reset has been cancelled, the combination of RD, WR, and BHE signals is automatically selected. When switching to the RD, WRL, and WRH combination, do not write to external memory until bit 2 of the processor mode register 0 (address 0004 16) has been set (Note). Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to “1”. (4) ALE signal The ALE signal latches the address when accessing the multiplex bus space. Latch the address when the ALE signal falls. When BYTE pin = “H” When BYTE pin = “L” ALE Address Data (Note 1) Address (Note 2) D 0/A0 to D7/A7 A8 to A19 ALE Address Data (Note 1) Address D 0/A1 to D7/A8 A9 to A19 AddressA0 Note 1: Floating when reading. Note 2: When multiplexed bus for the entire space is selected, these are I/O ports. Figure 1.12.2. ALE signal and address/data bus

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control Table 1.12.6. Microcomputer status in hold state Item Status Oscillation ON R/W signal, address bus, data bus, CS, BHE Floating Programmable I/O ports P0, P1, P2, P3, P4, P5 Floating P6, P7, P8, P9, P10 M aintains status when hold signal is received HLDA Output “L” Internal peripheral circuits ON (but watchdog timer stops) ALE signal Undefined HOLD > DMAC > CPU (6) Hold signal The hold signal is used to transfer the bus privileges from the CPU to the external circuits. Inputting “L” to the HOLD pin places the microcomputer in the hold state at the end of the current bus access. This status is maintained and “L” is output from the HLDA pin as long as “L” is input to the HOLD pin. Table 1.12.6 shows the microcomputer status in the hold state. Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence. Figure 1.12.4. Bus-using priorities (7) External bus status when the internal area is accessed Table 1.12.7 shows the external bus status when the internal area is accessed. Table 1.12.7. External bus status when the internal area is accessed Item SFR accessed Internal ROM/RAM accessed Address bus Address output Maintain status before accessed address of external area Data bus When read Floating Floating When write Output data Undefined RD, WR, WRL, WRH RD, WR, WRL, WRH output Output "H" BHE BHE output Maintain status before accessed status of external area CS Output "H" Output "H" ALE Output "L" Output "L"

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control (9) Software wait A software wait can be inserted by setting the wait bit (bit 7) of the processor mode register 1 (address 000516) (Note) and bits 4 to 7 of the chip select control register (address 000816). A software wait is inserted in the internal ROM/RAM area and in the external memory area by setting the wait bit of the processor mode register 1. When set to “0”, each bus cycle is executed in one BCLK cycle. When set to “1”, each bus cycle is executed in two or three BCLK cycles. After the microcomputer has been reset, this bit defaults to “0”. When set to “1”, a wait is applied to all memory areas (two or three BCLK cycles), regardless of the contents of bits 4 to 7 of the chip select control register. Set this bit after referring to the recommended operating conditions (main clock input oscillation frequency) of the electric character- istics. However, when the user is using the RDY signal, the relevant bit in the chip select control register’s bits 4 to 7 must be set to “0”. When the wait bit of the processor mode register 1 is “0”, software waits can be set independently for each of the 4 areas selected using the chip select signal. Bits 4 to 7 of the chip select control register correspond to chip selects CS0 to CS3. When one of these bits is set to “1”, the bus cycle is executed in one BCLK cycle. When set to “0”, the bus cycle is executed in two or three BCLK cycles. These bits default to “0” after the microcomputer has been reset. The SFR area is always accessed in two BCLK cycles regardless of the setting of these control bits. Also, insert a software wait if using the multiplex bus to access the external memory area. using software waits. Note: Before attempting to change the contents of the processor mode register 1, set bit 1 of the protect register (address 000A 16) to “1”. Area Bus status Wait bit Bits 4 to 7 of chip select control register Bus cycle Invalid1 2 BCLK cycles External memory area Separate bus 0 1 1 BCLK cycle Separate bus 0 0 2 BCLK cycles Separate bus 1 0 (Note) 2 BCLK cycles Multiplex bus 0 0 3 BCLK cycles Multiplex bus 1 3 BCLK cycles0 (Note) SFR Internal ROM/RAM

0 Invalid 1 BCLK cycle

Invalid Invalid 2 BCLK cycles Note: When using the RDY signal, always set to “0”. Table 1.12.8. Software waits and bus cycles (8) BCLK output The user can choose the BCLK output by use of bit 7 of processor mode register 0 (000416) (Note). When set to “1”, the output floating. Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the protect register (address 000A16) to “1”.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus Control Figure 1.12.5. Typical bus timings using software wait Output Input Address Address Bus cycle(Note) < Separate bus (with wait) > BCLK Read signal Write signal Data bus Address bus Chip select BCLK Read signal Address bus/ Data bus Chip select Address AddressAddress bus Data output Address Address Input ALE Bus cycle(Note) < Multiplexed bus > Write signal BCLK Read signal Write signal Address bus Address Address Bus cycle(Note) < Separate bus (no wait) > OutputData bus Chip select Input Bus cycle(Note) Bus cycle(Note) Note : These example timing charts indicate bus cycle length. After this bus cycle sometimes come read and write cycles in succession. Bus cycle(Note)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit The following paragraphs describes the clocks generated by the clock generating circuit. (1) Main clock The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). Stopping the clock, after switching the operating clock source of CPU to the sub-clock, reduces the power dissipation. After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the X IN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to “1” when shifting from high-speed/medium-speed mode to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is re- tained. (2) Sub-clock The sub-clock is generated by the sub-clock oscillation circuit. No sub-clock is generated after a reset. After oscillation is started using the port Xc select bit (bit 4 at address 0006 16), the sub-clock can be selected as the BCLK by using the system clock select bit (bit 7 at address 000616). However, be sure that the sub-clock oscillation has fully stabilized before switching. After the oscillation of the sub-clock oscillation circuit has stabilized, the drive capacity of the sub-clock oscillation circuit can be reduced using the X CIN-XCOUT drive capacity select bit (bit 3 at address 000616). Reducing the drive capacity of the sub-clock oscillation circuit reduces the power dissipation. This bit changes to “1” when shifting to stop mode and at a reset. (3) BCLK The BCLK is the clock that drives the CPU, and is fc or the clock is derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The BCLK signal can be output from BCLK pin by the BCLK output disable bit (bit 7 at address 0004 16) in the memory expan- sion and the microprocessor modes. The main clock division select bit 0(bit 6 at address 0006 16) changes to “1” when shifting from high- speed/medium-speed to stop mode and at reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. (4) Peripheral function clock(f1, f8, f32, f1SIO2, f8SIO2,f32SIO2,fAD ) The clock for the peripheral devices is derived from the main clock or by dividing it by 1, 8, or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 0006 16) to “1” and then executing a WAIT instruction. (5) fC32 This clock is derived by dividing the sub-clock by 32. It is used for the timer A and timer B counts. (6) fC This clock has the same frequency as the sub-clock. It is used for the BCLK and for the watchdog timer.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock Generating Circuit Pin Memory expansion mode Single-chip mode Microprocessor mode Address bus, data bus, CS0 to CS3,Retains status before stop mode BHE RD, WR, WRL, WRH “H” HLDA, BCLK “H” ALE “H” Port Retains status before stop modeRetains status before stop mode CLK OUT When fc selected Valid only in single-chip mode “H” When f8, f32 selected Valid only in single-chip modeRetains status before stop mode Table 1.13.2. Port status during stop mode Clock Output In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or fc to be output from the P57/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 000616) is set to “1”, the output of f8 and f32 stops when a WAIT instruction is executed. Stop Mode Writing “1” to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcom- puter enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC re- mains above 2V. Because the oscillation , BCLK, f 1 to f32, f1SIO2 to f32SIO2, fC , fC32 , and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B operate provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2), SI/O3,4 functions provided an external clock is selected. Table 1.13.2 shows the status of the ports in stop mode. Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed. When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 0006 16) is set to “1”. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Wait Mode Table 1.13.3. Port status during wait mode Pin Memory expansion mode Single-chip mode Microprocessor mode Address bus, data bus, CS0 to CS3,Retains status before wait mode BHE RD, WR, WRL, WRH “H” HLDA,BCLK “H” ALE “H” Port Retains status before wait mode Retains status before wait mode CLK OUT When fC selected Valid only in single-chip mode Does not stop When f8, f32 selected Valid only in single-chip mode Does not stop when the WAIT peripheral function clock stop bit is “0”. When the WAIT peripheral function clock stop bit is “1”, the status immediately prior to entering wait mode is main- tained. Wait Mode When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing “1” to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 1.13.3 shows the status of the ports in wait mode. Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected when the WAIT instruction was executed.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Status Transition Of BCLK

01000 Invalid Division by 2 mode

10000 Invalid Division by 4 mode

Invalid Invalid 0 1 0 Invalid Division by 8 mode

11000 Invalid Division by 16 mode

00000 Invalid No-division mode

Invalid Invalid 1 Invalid 0 1 Low-speed mode Invalid Invalid 1 Invalid 1 1 Low power dissipation mode Status Transition Of BCLK Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 1.13.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1. When reset, the device starts in division by 8 mode. The main clock division select bit 0(bit 6 at address 0006 16) changes to “1” when shifting from high-speed/medium-speed to stop mode and at a reset. When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained. The following shows the operational modes of BCLK. (1) Division by 2 mode The main clock is divided by 2 to obtain the BCLK. (2) Division by 4 mode The main clock is divided by 4 to obtain the BCLK. (3) Division by 8 mode The main clock is divided by 8 to obtain the BCLK. When reset, the device starts operating from this mode. Before the user can go from this mode to no division mode, division by 2 mode, or division by 4 mode, the main clock must be oscillating stably. When going to low-speed or lower power consumption mode, make sure the sub-clock is oscillating stably. (4) Division by 16 mode The main clock is divided by 16 to obtain the BCLK. (5) No-division mode The main clock is divided by 1 to obtain the BCLK. (6) Low-speed mode fC is used as the BCLK. Note that oscillation of both the main and sub-clocks must have stabilized before transferring from this mode to another or vice versa. At least 2 to 3 seconds are required after the sub- clock starts. Therefore, the program must be written to wait until this clock has stabilized immediately after powering up and after stop mode is cancelled. (7) Low power dissipation mode fC is the BCLK and the main clock is stopped. Note : Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Allow a wait time in software for the oscillation to stabilize before switching over the clock. CM17 CM16 CM07 CM06 CM05 CM04 Operating mode of BCLK Table 1.13.4. Operating modes dictated by settings of system clock control registers 0 and 1

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Power control Power control The following is a description of the three available power control modes: Modes Power control is available in three modes. (a) Normal operation mode

High-speed mode Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.
Medium-speed mode Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function oper- ates according to its assigned clock.
Low-speed mode f C becomes the BCLK. The CPU operates according to the fc clock. The fc clock is supplied by the secondary clock. Each peripheral function operates according to its assigned clock.
Low power consumption mode The main clock operating in low-speed mode is stopped. The CPU operates according to the fC clock. The fc clock is supplied by the secondary clock. The only peripheral functions that operate are those with the sub-clock selected as the count source. (b) Wait mode The CPU operation is stopped. The oscillators do not stop. (c) Stop mode All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption. Figure 1.13.5 is the state transition diagram of the above modes.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Power control Figure 1.13.5. State transition diagram of Power control mode Transition of stop mode, wait mode Transition of normal mode Reset Medium-speed mode (divided-by-8 mode)Interrupt CM10 = “1” All oscillators stopped CPU operation stopped Medium-speed mode (divided-by-8 mode) BCLK : f(XIN)/8 Low-speed mode High-speed mode Main clock is oscillating Sub clock is stopped Main clock is oscillating Sub clock is stopped Main clock is stopped Sub clock is oscillating Main clock is oscillating Sub clock is oscillating Low power dissipation mode High-speed/medium- speed mode Low-speed/low power dissipation mode Normal mode Stop mode Stop mode Stop mode All oscillators stopped All oscillators stopped Wait mode Wait mode Wait mode CPU operation stopped CPU operation stopped Interrupt WAIT instruction Interrupt WAIT instruction Interrupt WAIT instruction CM10 = “1” Interrupt Interrupt CM10 = “1” BCLK : f(XIN)/2 Medium-speed mode (divided-by-2 mode) BCLK : f(XIN)/16 Medium-speed mode (divided-by-16 mode) BCLK : f(XIN)/4 Medium-speed mode (divided-by-4 mode) BCLK : f(XIN) BCLK : f(XIN)/8 Medium-speed mode (divided-by-8 mode) CM07 = “0” CM06 = “1” High-speed mode BCLK : f(XIN)/2 Medium-speed mode (divided-by-2 mode) BCLK : f(XIN)/16 Medium-speed mode (divided-by-16 mode) BCLK : f(XIN)/4 Medium-speed mode (divided-by-4 mode) BCLK : f(XIN) BCLK : f(XCIN) CM07 = “1” BCLK : f(XCIN) CM07 = “1” Main clock is oscillating Sub clock is oscillating CM07 = “0” (Note 1, 3) CM07 = “0” (Note 1) CM06 = “1” CM04 = “0” CM07 = “1” (Note 2) CM07 = “0” (Note 1) CM06 = “0” (Note 3) CM04 = “1” CM07 = “1” (Note 2) CM05 = “1” CM06 = “0” (Notes 1,3) CM06 = “1” (Notes 1, 3) Note 1: Switch clock after oscillation of main clock is sufficiently stable. Note 2: Switch clock after oscillation of sub clock is sufficiently stable. Note 3: Change CM06 after changing CM17 and CM16. Note 4: Transit in accordance with arrow. (Refer to the following for the transition of normal mode.)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Protection Protection The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 1.13.6 shows the protect register. The values in the processor mode register 0 (address 0004 16), processor mode register 1 (address 000516), system clock control reg- ister 0 (address 000616), system clock control register 1 (address 000716), port P9 direction register (ad- dress 03F316) , SI/O3 control register (address 036216) and SI/O4 control register (address 036616) can only be changed when the respective bit in the protect register is set to “1”. Therefore, important outputs can be allocated to port P9. If, after “1” (write-enabled) has been written to the port P9 direction register and SI/Oi control register (i=3,4) write-enable bit (bit 2 at address 000A 16), a value is written to any address, the bit automatically reverts to “0” (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A 16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to “0” after a value has been written to an address. The program must therefore be written to return these bits to “0”. Protect register Symbol Address When reset PRCR 000A 16 XXXXX000 2 Bit nameBit symbol b7 b6 b5 b4 b3 b2 b1 b0 0 : Write-inhibited 1 : Write-enabled PRC1 PRC0 PRC2 Enables writing to processor mode registers 0 and 1 (addresses 000416 and 000516) Function 0 : Write-inhibited 1 : Write-enabled Enables writing to system clock control registers 0 and 1 (addresses 0006 16 and 000716) Enables writing to port P9 direction register (address 03F316) and SI/Oi control register (i=3,4) (addresses 036216 and 036616) (Note) 0 : Write-inhibited 1 : Write-enabled WR Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate. Note: Writing a value to an address after “1” is written to this bit returns the bit to “0” . Other bits do not automatically return to “0” and they must therefore be reset by the program. /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Figure 1.13.6. Protect register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Software Interrupts A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

Undefined instruction interrupt An undefined instruction interrupt occurs when executing the UND instruction.
Overflow interrupt An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to “1”. The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB
BRK interrupt A BRK interrupt occurs when executing the BRK instruction.
INT interrupt An INT interrupt occurs when specifying one of software interrupt numbers 0 through 63 and execut- ing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O inter- rupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/ O interrupt does. The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved. So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to “0” and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt re- quest. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Hardware Interrupts Hardware interrupts are classified into two types — special interrupts and peripheral I/O interrupts. (1) Special interrupts Special interrupts are non-maskable interrupts.

Reset Reset occurs if an “L” is input to the RESET pin.
NMI interrupt An NMI interrupt occurs if an “L” is input to the NMI pin.
DBC interrupt This interrupt is exclusively for the debugger, do not use it in other circumstances.
Watchdog timer interrupt Generated by the watchdog timer.
Single-step interrupt This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to “1”, a single-step interrupt occurs after one instruction is executed.
Address match interrupt An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to “1”. If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs. (2) Peripheral I/O interrupts A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral func- tions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.
Bus collision detection interrupt This is an interrupt that the serial I/O bus collision detection generates.
DMA0 interrupt, DMA1 interrupt These are interrupts that DMA generates.
Key-input interrupt ___ A key-input interrupt occurs if an “L” is input to the KI pin.
A-D conversion interrupt This is an interrupt that the A-D converter generates.
UART0, UART1, UART2/NACK, SI/O3 and SI/O4 transmission interrupt These are interrupts that the serial I/O transmission generates.
UART0, UART1, UART2/ACK, SI/O3 and SI/O4 reception interrupt These are interrupts that the serial I/O reception generates.
Timer A0 interrupt through timer A4 interrupt These are interrupts that timer A generates
Timer B0 interrupt through timer B5 interrupt These are interrupts that timer B generates.
INT0 interrupt through INT5 interrupt An INT interrupt occurs if either a rising edge or a falling edge or a both edge is input to the INT pin.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Interrupt source Vector table addresses Remarks Address (L) to address (H) Undefined instruction FFFDC16 to FFFDF16 Interrupt on UND instruction Overflow FFFE0 16 to FFFE316 Interrupt on INTO instruction BRK instruction FFFE4 16 to FFFE716 If the vector contains FF16, program execution starts from the address shown by the vector in the variable vector table Address match FFFE8 16 to FFFEB16 There is an address-matching interrupt enable bit Single step (Note) FFFEC 16 to FFFEF16 Do not use Watchdog timer FFFF0 16 to FFFF316 DBC (Note) FFFF4 16 to FFFF716 Do not use NMI FFFF8 16 to FFFFB16 External interrupt by input to NMI pin Reset FFFFC 16 to FFFFF16 Note: Interrupts used for debugging purposes only. Figure 1.14.2. Format for specifying interrupt vector addresses /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Mid address /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Low address /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 0 0 0 0 High address /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 0 0 0 0 0 0 0 0 Vector address + 0 Vector address + 1 Vector address + 2 Vector address + 3 LSBMSB Interrupts and Interrupt Vector Tables If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 1.14.2 shows the format for specifying the address. Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.

Fixed vector tables The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC 16 to FFFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 1.14.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables. Table 1.14.1. Interrupts assigned to the fixed vector tables and addresses of vector tables

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Table 1.14.2. Interrupts assigned to the variable vector tables and addresses of vector tables Software interrupt number Interrupt sourceVector table address Address (L) to address (H) Remarks Cannot be masked I flag+0 to +3 (Note 1) BRK instructionSoftware interrupt number 0 +44 to +47 (Note 1) Software interrupt number 11 +48 to +51 (Note 1)Software interrupt number 12 +52 to +55 (Note 1)Software interrupt number 13 +56 to +59 (Note 1)Software interrupt number 14 +68 to +71 (Note 1)Software interrupt number 17 +72 to +75 (Note 1)Software interrupt number 18 +76 to +79 (Note 1)Software interrupt number 19 +80 to +83 (Note 1)Software interrupt number 20 +84 to +87 (Note 1)Software interrupt number 21 +88 to +91 (Note 1)Software interrupt number 22 +92 to +95 (Note 1)Software interrupt number 23 +96 to +99 (Note 1)Software interrupt number 24 +100 to +103 (Note 1)Software interrupt number 25 +104 to +107 (Note 1)Software interrupt number 26 +108 to +111 (Note 1)Software interrupt number 27 +112 to +115 (Note 1)Software interrupt number 28 +116 to +119 (Note 1)Software interrupt number 29 +120 to +123 (Note 1)Software interrupt number 30 +124 to +127 (Note 1)Software interrupt number 31 +128 to +131 (Note 1)Software interrupt number 32 +252 to +255 (Note 1)Software interrupt number 63 to Note 1: Address relative to address in interrupt table register (INTB). Note 2: It is selected by interrupt request cause bit (bit 6, 7 in address 035F16 ). Note 3: When IIC mode is selected, NACK and ACK interrupts are selected. Cannot be masked I flag +40 to +43 (Note 1)Software interrupt number 10 +60 to +63 (Note 1)Software interrupt number 15 +64 to +67 (Note 1)Software interrupt number 16 +20 to +23 (Note 1)Software interrupt number 5 +24 to +27 (Note 1)Software interrupt number 6 +28 to +31 (Note 1)Software interrupt number 7 +32 to +35 (Note 1)Software interrupt number 8 +16 to +19 (Note 1) INT3Software interrupt number 4 +36 to +39 (Note 1) SI/O3/INT4Software interrupt number 9 SI/O4/INT5 Timer B3 Timer B4 Timer B5 (Note 2) (Note 2) to DMA0 DMA1 Key input interrupt A-D UART0 transmit UART0 receive UART1 transmit UART1 receive Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 Timer B0 Timer B1 Timer B2 INT0 INT1 INT2 Software interrupt Bus collision detection UART2 transmit/NACK (Note 3) UART2 receive/ACK (Note 3)

Variable vector tables The addresses in the variable vector table can be modified, according to the user’s settings. Indicate the first address using the interrupt table register (INTB). The 256-byte area subsequent to the ad- dress the INTB indicates becomes the area for the variable vector tables. One vector table comprises four bytes. Set the first address of the interrupt routine in each vector table. Table 1.14.2 shows the interrupts assigned to the variable vector tables and addresses of vector tables.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Interrupt Control Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts. Enable or disable a maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selec- tion bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG). Figure 1.14.3 shows the memory map of the interrupt control registers.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Figure 1.14.3. Interrupt control registers Symbol Address When reset INTiIC(i=3) 0044 16 XX00X000 2 SiIC/INTjIC (i=4, 3) 004816, 004916 XX00X000 2 (j=5, 4) 004816, 004916 XX00X000 2 INTiIC(i=0 to 2) 005D16 to 005F16 XX00X000 2 Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines ILVL0 IR POL Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate. Interrupt priority level select bit Interrupt request bit Polarity select bit Reserved bit 0: Interrupt not requested 1: Interrupt requested 0 : Selects falling edge 1 : Selects rising edge Always set to “0” ILVL1 ILVL2 Note 1: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1). Note 2: To rewrite the interrupt control register, do so at a point that dose not generate the interrupt request for that register. For details, see the precautions for interrupts. (Note 1) Interrupt control register (Note2) b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines Bit name FunctionBit symbol WR Symbol Address When reset TBiIC(i=3 to 5) 0045 16 to 004716 XXXXX000 2 BCNIC 004A 16 XXXXX000 2 DMiIC(i=0, 1) 004B 16, 004C16 XXXXX000 2 KUPIC 004D 16 XXXXX000 2 ADIC 004E 16 XXXXX000 2 SiTIC(i=0 to 2) 005116, 005316, 004F16 XXXXX000 2 SiRIC(i=0 to 2) 005216, 005416, 005016 XXXXX000 2 TAiIC(i=0 to 4) 0055 16 to 005916 XXXXX000 2 TBiIC(i=0 to 2) 005A 16 to 005C16 XXXXX000 2 ILVL0 IR Interrupt priority level select bit Interrupt request bit 0 : Interrupt not requested 1 : Interrupt requested ILVL1 ILVL2Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate. (Note 1) Note 1: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1). Note 2: To rewrite the interrupt control register, do so at a point that dose not generate the interrupt request for that register. For details, see the precautions for interrupts. 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 b2 b1 b0 0 0 0 : Level 0 (interrupt disabled) 0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7 b2 b1 b0 /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Interrupt Enable Flag (I flag) The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to “1” enables all maskable interrupts; setting it to “0” disables all maskable interrupts. This flag is set to “0” after reset. Interrupt Request Bit The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1"). Table 1.14.4. Interrupt levels enabled according to the contents of the IPL Table 1.14.3. Settings of interrupt priority levels Interrupt priority level select bit Interrupt priority level Priority order 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Level 0 (interrupt disabled) Level 1 Level 2 Level 3 Level 4 Level 5 Level 6 Level 7 Low High b2 b1 b0 Enabled interrupt priority levels 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 Interrupt levels 1 and above are enabled Interrupt levels 2 and above are enabled Interrupt levels 3 and above are enabled Interrupt levels 4 and above are enabled Interrupt levels 5 and above are enabled Interrupt levels 6 and above are enabled Interrupt levels 7 and above are enabled All maskable interrupts are disabled IPL2 IPL1 IPL0 IPL Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL) Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to “0” disables the interrupt. Table 1.14.3 shows the settings of interrupt priority levels and Table 1.14.4 shows the interrupt levels enabled, according to the consist of the IPL. The following are conditions under which an interrupt is accepted:

interrupt enable flag (I flag) = 1
interrupt request bit = 1
interrupt priority level > IPL The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Example 1: INT_SWITCH1: FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. NOP ; Four NOP instructions are required when using HOLD function. NOP FSET I ; Enable interrupts. Example 2: INT_SWITCH2: FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts. Example 3: INT_SWITCH3: PUSHC FLG ; Push Flag register onto stack FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. POPC FLG ; Enable interrupts. The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue. Rewrite the interrupt control register To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow: When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been gener- ated. This will depend on the instruction. If this creates problems, use the below instructions to change the register. Instructions : AND, OR, BCLR, BSET

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Interrupt Sequence An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here. If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence. In the interrupt sequence, the processor carries out the following in sequence given: (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading ad- dress 00000 16. After this, the corresponding interrupt request bit becomes “0”. (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU. (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to “0” (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed) (4) Saves the content of the temporary register (Note) within the CPU in the stack area. (5) Saves the content of the program counter (PC) in the stack area. (6) Sets the interrupt priority level of the accepted instruction in the IPL. After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine. Note: This register cannot be utilized by the user. Interrupt Response Time 'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 1.14.4 shows the interrupt response time. Instruction Interrupt sequence Instruction in interrupt routine Time Interrupt response time (a) (b) Interrupt request acknowledgedInterrupt request generated (a) Time from interrupt request is generated to when the instruction then under execution is completed. (b) Time in which the instruction sequence is executed. Figure 1.14.4. Interrupt response time

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Interrupt sources without priority levels Value set in the IPL Watchdog timer, NMI Other Not changed Variation of IPL when Interrupt Request is Accepted If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 1.14.6 is set in the IPL. Table 1.14.6. Relationship between interrupts without interrupt priority levels and IPL Stack pointer (SP) valueInterrupt vector address 16-Bit bus, without wait 8-Bit bus, without wait Even Even Odd (Note 2) Odd (Note 2) Even Odd Even Odd 18 cycles (Note 1) 19 cycles (Note 1) 19 cycles (Note 1) 20 cycles (Note 1) 20 cycles (Note 1) 20 cycles (Note 1) 20 cycles (Note 1) 20 cycles (Note 1) Table 1.14.5. Time required for executing the interrupt sequence Reset Indeterminate 123456789 1 0 1 1 12 13 14 15 16 17 18 The indeterminate segment is dependent on the queue buffer. If the queue buffer is ready to take an instruction, a read cycle occurs. Indeterminate SP-2

0000 Indeterminate SP-2 SP-4 vec vec+2 PC

W R Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait). Time (b) is as shown in Table 1.14.5. Note 1: Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt. Note 2: Locate an interrupt vector address in an even address, if possible. Figure 1.14.5. Time required for executing the interrupt sequence

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Saving Registers In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area. First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 1.14.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request. Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP). Address Content of previous stack Stack area [SP] Stack pointer value before interrupt occurs m m – 1 m – 2 m – 3 m – 4 Stack status before interrupt request is acknowledged Stack status after interrupt request is acknowledged Content of previous stackm + 1 MSB LSB m m – 1 m – 2 m – 3 m – 4 Address Flag register (FLG Content of previous stack Stack area Flag register (FLGH ) Program counter (PCH ) [SP] New stack pointer value Content of previous stackm + 1 MSB LSB Program counter (PC Program counter (PCM ) Figure 1.14.6. State of stack before and after acceptance of interrupt request

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Figure 1.14.7. Operation of saving registers (2) Stack pointer (SP) contains odd number [SP] (Odd) [SP] – 1 (Even) [SP] – 2(Odd) [SP] – 3 (Even) [SP] – 4(Odd) [SP] – 5 (Even) Address Sequence in which order registers are saved (2) (1) Finished saving registers in four operations. (3) (4) (1) Stack pointer (SP) contains even number [SP] (Even) [SP] – 1(Odd) [SP] – 2 (Even) [SP] – 3(Odd) [SP] – 4 (Even) [SP] – 5 (Odd) Note: [SP] denotes the initial value of the stack pointer (SP) when interrupt request is acknowledged. After registers are saved, the SP content is [SP] minus 4. Address Program counter (PCM ) Stack area Flag register (FLGL) Program counter (PCL) Sequence in which order registers are saved (2) Saved simultaneously, all 16 bits (1) Saved simultaneously, all 16 bits Finished saving registers in two operations. Program counter (PCM ) Stack area Flag register (FLGL) Program counter (PCL) Saved simultaneously, all 8 bits Flag register (FLGH ) Program counter (PCH ) Flag register (FLGH ) Program counter (PCH ) The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 1.14.7 shows the operation of the saving registers. Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the stack pointer indicated by the U flag. Otherwise, it is the interrupt stack pointer (ISP).

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt Figure 1.14.9. Maskable interrupts priorities (peripheral I/O interrupts) Timer B2 Timer B0 Timer A3 Timer A1 Timer B1 Timer A4 Timer A2 UART1 reception UART0 reception UART2 reception/ACK A-D conversion DMA1 Bus collision detection Timer A0 UART1 transmission UART0 transmission UART2 transmission/NACK Key input interrupt DMA0 Processor interrupt priority level (IPL) Interrupt enable flag (I flag) INT1 INT2 INT0 Watchdog timer Reset DBC NMI Interrupt request accepted Level 0 (initial value)Priority level of each interrupt High Low Priority of peripheral I/O interrupts (if priority levels are same) Timer B4 INT3 Timer B3 Timer B5 Serial I/O4/INT5 Serial I/O3/INT4 Address match Interrupt request level judgment output To clock generating circuit (Fig.1.13.3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER NMI Interrupt Interrupt control circuit Key input interrupt control register (address 004D16) Key input interrupt request P107/KI3 P106/KI2 P105/KI1 P104/KI0 Port P104-P107 pull-up select bit Port P107 direction register Pull-up transistor Port P107 direction register Port P106 direction register Port P105 direction register Port P104 direction register Pull-up transistor Pull-up transistorPull-up transistorFigure 1.14.11. Block diagram of key input interrupt NMI Interrupt An NMI interrupt is generated when the input to the P85/NMI pin changes from “H” to “L”. The NMI interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F016). This pin cannot be used as a normal port input. Key Input Interrupt If the direction register of any of P104 to P107 is set for input and a falling edge is input to that port, a key input interrupt is generated. A key input interrupt can also be used as a key-on wakeup function for cancel- ling the wait mode or stop mode. However, if you intend to use the key input interrupt, do not use P10 4 to P107 as A-D input ports. Figure 1.14.11 shows the block diagram of the key input interrupt. Note that if an “L” level is input to any pin that has not been disabled for input, inputs to the other pins are not detected as an interrupt.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Precautions for Interrupts Precautions for Interrupts (1) Reading address 0000016

When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence. The interrupt request bit of the certain interrupt written in address 00000 16 will then be set to “0”. Reading address 0000016 by software sets enabled highest priority interrupt source request bit to “0”. Though the interrupt is generated, the interrupt routine may not be executed. Do not read address 00000 16 by software. (2) Setting the stack pointer
The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited. (3) The NMI interrupt
The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused.
The NMI pin also serves as P85, which is exclusively input. Reading the contents of the P8 register allows reading the pin value. Use the reading of this pin only for establishing the pin level at the time when the NMI interrupt is input.
Do not reset the CPU with the input to the NMI pin being in the “L” state.
Do not attempt to go into stop mode with the input to the NMI pin being in the “L” state. With the input to the NMI being in the “L” state, the CM10 is fixed to “0”, so attempting to go into stop mode is turned down.
Do not attempt to go into wait mode with the input to the NMI pin being in the “L” state. With the input to the NMI pin being in the “L” state, the CPU stops but the oscillation does not stop, so no power is saved. In this instance, the CPU is returned to the normal state by a later interrupt.
Signals input to the NMI pin require an “L” level of 1 clock or more, from the operation clock of the CPU. (4) External interrupt
Either an “L” level or an “H” level of at least 250 ns width is necessary for the signal input to pins INT0 through INT5 regardless of the CPU operation clock.
When the polarity of the INT0 to INT5 pins is changed, the interrupt request bit is sometimes set to “1”. After changing the polarity, set the interrupt request bit to “0”. Figure 1.14.13 shows the procedure for changing the INT interrupt generate factor.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Precautions for Interrupts Figure 1.14.13. Switching condition of INT interrupt request Set the polarity select bit Clear the interrupt request bit to “0” Set the interrupt priority level to level 1 to 7 (Enable the accepting of INTi interrupt request) Set the interrupt priority level to level 0 (Disable INTi interrupt) Clear the interrupt enable flag to “0” (Disable interrupt) Set the interrupt enable flag to “1” (Enable interrupt) Example 1: INT_SWITCH1: FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. NOP ; Four NOP instructions are required when using HOLD function. NOP FSET I ; Enable interrupts. Example 2: INT_SWITCH2: FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts. Example 3: INT_SWITCH3: PUSHC FLG ; Push Flag register onto stack FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. POPC FLG ; Enable interrupts. The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue. (5) Rewrite the interrupt control register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:
When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been gener- ated. This will depend on the instruction. If this creates problems, use the below instructions to change the register. Instructions : AND, OR, BCLR, BSET

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Watchdog Timer Watchdog timer control register Symbol Address When reset WDC 000F 16 000XXXXX 2 FunctionBit symbol W R b7 b6 b5 b4 b3 b2 b1 b0 High-order bit of watchdog timer WDC7 Bit name Prescaler select bit 0 : Divided by 16 1 : Divided by 128 Watchdog timer start register Symbol Address When reset WDTS 000E

16 Indeterminate

The watchdog timer is initialized and starts counting after a write instruction to this register. The watchdog timer value is always initialized to “7FFF16” regardless of whatever value is written. Reserved bit Reserved bit Must always be set to “0” Must always be set to “0” /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines Figure 1.15.2. Watchdog timer control and start registers

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMAC This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16- bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 1.16.1 shows the block diagram used by the DMAC. Figure 1.16.1. Block diagram of DMAC /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Data bus low-order bits DMA latch high-order bitsDMA latch low-order bits DMA0 source pointer SAR0(20) DMA0 destination pointer DAR0 (20) DMA0 forward address pointer (20) (Note) Data bus high-order bits /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Address bus /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines DMA1 destination pointer DAR1 (20) DMA1 source pointer SAR1 (20) DMA1 forward address pointer (20) (Note)/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines DMA0 transfer counter reload register TCR0 (16) DMA0 transfer counter TCR0 (16) DMA1 transfer counter reload register TCR1 (16) DMA1 transfer counter TCR1 (16) /LiteDiagLines /LiteDiagLines (addresses 002916, 002816) (addresses 003916, 003816) (addresses 002216 to 002016) (addresses 002616 to 002416) (addresses 003216 to 003016) (addresses 003616 to 003416) Note: Pointer is incremented by a DMA request. /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either. If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC Item Specification No. of channels 2 (cycle steal method) Transfer memory space • From any address in the 1M bytes space to a fixed address

From a fixed address to any address in the 1M bytes space
From a fixed address to a fixed address (Note that DMA-related registers [002016 to 003F16] cannot be accessed) Maximum No. of bytes transferred128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers) DMA request factors (Note) Falling edge of INT0 or INT1 (INT0 can be selected by DMA0, INT1 by DMA1) or both edge Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 transfer and reception interrupt requests UART1 transfer and reception interrupt requests UART2 transfer and reception interrupt requests Serial I/O3, 4 interrpt requests A-D conversion interrupt requests Software triggers Channel priority DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously Transfer unit 8 bits or 16 bits Transfer address direction forward/fixed (forward direction cannot be specified for both source and destination simultaneously) Transfer mode • Single transfer mode After the transfer counter underflows, the DMA enable bit turns to “0”, and the DMAC turns inactive
Repeat transfer mode After the transfer counter underflows, the value of the transfer counter reload register is reloaded to the transfer counter. The DMAC remains active unless a “0” is written to the DMA enable bit. DMA interrupt request generation timingWhen an underflow occurs in the transfer counter Active When the DMA enable bit is set to “1”, the DMAC is active. When the DMAC is active, data transfer starts every time a DMA transfer request signal occurs. Inactive • When the DMA enable bit is set to “0”, the DMAC is inactive.
After the transfer counter underflows in single transfer mode At the time of starting data transfer immediately after turning the DMAC active, the value of one of source pointer and destination pointer - the one specified for the forward direction - is reloaded to the forward direction address pointer, and the value of the transfer counter reload register is reloaded to the transfer counter. Writing to register Registers specified for forward direction transfer are always write enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is “0”. Reading the register Can be read at any time. However, when the DMA enable bit is “1”, reading the register set up as the forward register is the same as reading the value of the forward address pointer. Table 1.16.1. DMAC specifications Note: DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. Forward address pointer and reload timing for transfer counter

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMA0 request cause select register Symbol Address When reset DM0SL 03B8 16 0016 FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 DMA request cause select bitDSEL0 RW DSEL1 DSEL2 DSEL3 Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. Software DMA request bit If software trigger is selected, a DMA request is generated by setting this bit to “1” (When read, the value of this bit is always “0”) DSR b3 b2 b1 b0 0 0 0 0 : Falling edge of INT0 pin 0 0 0 1 : Software trigger 0 0 1 0 : Timer A0 0 0 1 1 : Timer A1 0 1 0 0 : Timer A2 0 1 0 1 : Timer A3 0 1 1 0 : Timer A4 (DMS=0) /two edges of INT0 pin (DMS=1) 0 1 1 1 : Timer B0 (DMS=0) Timer B3 (DMS=1) 1 0 0 0 : Timer B1 (DMS=0) Timer B4 (DMS=1) 1 0 0 1 : Timer B2 (DMS=0) Timer B5 (DMS=1) 1 0 1 0 : UART0 transmit 1 0 1 1 : UART0 receive 1 1 0 0 : UART2 transmit 1 1 0 1 : UART2 receive 1 1 1 0 : A-D conversion 1 1 1 1 : UART1 transmit /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines Bit name DMA request cause expansion bitDMS 0 : Normal 1 : Expanded cause /LiteDiagLines/LiteDiagLines /LiteDiagLines Figure 1.16.2. DMAC register (1)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMAi control register Symbol Address When reset DMiCON(i=0,1) 002C 16, 003C16 00000X002 Bit name FunctionBit symbol Transfer unit bit select bit b7 b6 b5 b4 b3 b2 b1 b0 0 : 16 bits 1 : 8 bitsDMBIT RW DMASL DMAS DMAE Repeat transfer mode select bit 0 : Single transfer 1 : Repeat transfer DMA request bit (Note 1)0 : DMA not requested 1 : DMA requested 0 : Disabled 1 : Enabled 0 : Fixed 1 : Forward DMA enable bit Source address direction select bit (Note 3) Destination address direction select bit (Note 3) 0 : Fixed 1 : Forward DSD DAD Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. Note 1: DMA request can be cleared by resetting the bit. Note 2: This bit can only be set to “0”. Note 3: Source address direction select bit and destination address direction select bit cannot be set to “1” simultaneously. (Note 2) /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines DMA1 request cause select register Symbol Address When reset DM1SL 03BA 16 0016 FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 DMA request cause select bitDSEL0 RW DSEL1 DSEL2 DSEL3 Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. Software DMA request bit If software trigger is selected, a DMA request is generated by setting this bit to “1” (When read, the value of this bit is always “0”) DSR b3 b2 b1 b0 0 0 0 0 : Falling edge of INT1 pin 0 0 0 1 : Software trigger 0 0 1 0 : Timer A0 0 0 1 1 : Timer A1 0 1 0 0 : Timer A2 0 1 0 1 : Timer A3(DMS=0) /serial I/O3 (DMS=1) 0 1 1 0 : Timer A4 (DMS=0) /serial I/O4 (DMS=1) 0 1 1 1 : Timer B0 (DMS=0) /two edges of INT1 (DMS=1) 1 0 0 0 : Timer B1 1 0 0 1 : Timer B2 1 0 1 0 : UART0 transmit 1 0 1 1 : UART0 receive 1 1 0 0 : UART2 transmit 1 1 0 1 : UART2 receive 1 1 1 0 : A-D conversion 1 1 1 1 : UART1 receive /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Bit name DMA request cause expansion bitDMS 0 : Normal 1 : Expanded cause /LiteDiagLines/LiteDiagLines/LiteDiagLines Figure 1.16.3. DMAC register (2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC b7 b0 b7 b0 (b8)(b15) Function RW

Transfer counter Set a value one less than the transfer count Symbol Address When reset TCR0 0029 16, 002816 Indeterminate TCR1 0039 16, 003816 Indeterminate DMAi transfer counter (i = 0, 1) Transfer count specification 000016 to FFFF16 (b23) b3 b0 b7 b0 b7 b0 Function RW
Source pointer Stores the source address Symbol Address When reset SAR0 0022 16 to 002016 Indeterminate SAR1 0032 16 to 003016 Indeterminate DMAi source pointer (i = 0, 1) Transfer count specification 0000016 to FFFFF16 Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. Symbol Address When reset DAR0 0026 16 to 002416 Indeterminate DAR1 0036 16 to 003416 Indeterminate b3 b0 b7 b0 b7 b0 Function RW
Destination pointer Stores the destination address DMAi destination pointer (i = 0, 1) Transfer count specification 0000016 to FFFFF16 (b23) Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Figure 1.16.4. DMAC register (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC (1) Transfer cycle The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. In memory expansion mode and microprocessor mode, the number of read and write bus cycles also de- pends on the level of the BYTE pin. Also, the bus cycle itself is longer when software waits are inserted. (a) Effect of source and destination addresses When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses. (b) Effect of BYTE pin level When transferring 16-bit data over an 8-bit data bus (BYTE pin = “H”) in memory expansion mode and microprocessor mode, the 16 bits of data are sent in two 8-bit blocks. Therefore, two bus cycles are required for reading the data and two are required for writing the data. Also, in contrast to when the CPU accesses internal memory, when the DMAC accesses internal memory (internal ROM, internal RAM, and SFR), these areas are accessed using the data size selected by the BYTE pin. (c) Effect of software wait When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK. Figure 1.16.5 shows the example of the transfer cycles for a source read. For convenience, the destina- tion write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respec- tive conditions to both the destination write cycle and the source read cycle. For example (2) in Figure 1.16.5, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC BCLK Address bus RD signal WR signal Data bus CPU use CPU use CPU use CPU useSource Source Destination Destination Dummy cycle Dummy cycle (1) 8-bit transfers 16-bit transfers from even address and the source address is even. BCLK Address bus RD signal WR signal Data bus CPU use CPU use CPU use CPU useSource Source Destination Destination Dummy cycle Dummy cycle (3) One wait is inserted into the source read under the conditions in (1) BCLK Address bus RD signal WR signal Data bus CPU use CPU use CPU use CPU useSource Source Destination Destination Dummy cycle Dummy cycle Source + 1 Source + 1 (2) 16-bit transfers and the source address is odd Transferring 16-bit data on an 8-bit data bus (In this case, there are also two destination write cycles). BCLK Address bus RD signal WR signal Data bus CPU use CPU use CPU use CPU useSource Source Destination Destination Dummy cycle Dummy cycle Source + 1 Source + 1 (4) One wait is inserted into the source read under the conditions in (2) (When 16-bit data is transferred on an 8-bit data bus, there are two destination write cycles). Note: The same timing changes occur with the respective conditions at the destination as at the source. Figure 1.16.5. Example of the transfer cycles for a source read

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC Single-chip mode Memory expansion mode Transfer unit Bus width Access address Microprocessor mode No. of read No. of write No. of read No. of write cycles cycles cycles cycles 16-bit Even 1111 8-bit transfers (BYTE= “L”) Odd 1111 (DMBIT= “1”) 8-bit Even — — 1 1 (BYTE = “H”) Odd — — 1 1 16-bit Even 1111 16-bit transfers (BYTE = “L”) Odd 2222 (DMBIT= “0”) 8-bit Even — — 2 2 (BYTE = “H”) Odd — — 2 2 Table 1.16.2. No. of DMAC transfer cycles Internal memory External memory Internal ROM/RAM Internal ROM/RAM SFR area Separate bus Separate bus Multiplex No wait With wait No wait With wait bus 12 2 1 2 3 Coefficient j, k (2) DMAC transfer cycles Any combination of even or odd transfer read and write addresses is possible. Table 1.16.2 shows the number of DMAC transfer cycles. The number of DMAC transfer cycles can be calculated as follows: No. of transfer cycles per transfer unit = No. of read cycles x j + No. of write cycles x k

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DMAC DMA enable bit Setting the DMA enable bit to "1" makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active. (1) Reloads the value of one of the source pointer and the destination pointer - the one specified for the forward direction - to the forward direction address pointer. (2) Reloads the value of the transfer counter reload register to the transfer counter. Thus overwriting "1" to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant "1" is overwritten to the DMA enable bit. DMA request bit The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel. DMA request factors include the following. * Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program. * External factors effected by utilizing the input from external interrupt signals. For the selection of DMA request factors, see the descriptions of the DMAi factor selection register. The DMA request bit turns to "1" if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set "1" or to "0"). It turns to "0" immediately before data transfer starts. In addition, it can be set to "0" by use of a program, but cannot be set to "1". There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to "1". So be sure to set the DMA request bit to "0" after the DMA request factor selection bit is changed. The DMA request bit turns to "1" if a DMA transfer request signal occurs, and turns to "0" immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be "0" in most cases. To examine whether the DMAC is active, read the DMA enable bit. Here follows the timing of changes in the DMA request bit. (1) Internal factors Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to "1" due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to "1" due to several factors. Turning the DMA request bit to "1" due to an internal factor is timed to be effected immediately before the transfer starts. (2) External factors An external factor is a factor caused to occur by the leading edge of input from the INTi pin (i depends on which DMAC channel is used). Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals. The timing for the DMA request bit to turn to "1" when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example). With an external factor selected, the DMA request bit is timed to turn to "0" immediately before data transfer starts similarly to the state in which an internal factor is selected.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer Timer There are eleven 16-bit timers. These timers can be classified by function into timers A (five) and timers B

Timer mode
One-shot mode
PWM mode
Timer mode
One-shot mode
PWM mode
Timer mode
One-shot mode
PWM mode
Timer mode
One-shot mode
PWM mode
Timer mode
One-shot mode
PWM mode
Event counter mode
Event counter mode
Event counter mode
Event counter mode
Event counter mode TA0 IN TA1 IN TA2 IN TA3 IN TA4 IN Timer A0 Timer A1 Timer A2 Timer A3 Timer A4 f1 f8 f32 fC32 Timer A0 interrupt Timer A1 interrupt Timer A2 interrupt Timer A3 interrupt Timer A4 interrupt Noise filter Noise filter Noise filter Noise filter Noise filter 1/32 fC32 f32 XIN XCIN Clock prescaler reset flag (bit 7 at address 038116) set to “1” Reset Clock prescaler Timer B2 overflow Note 1: The TA0IN pin (P71) is shared with RxD2 and the TB5IN pin, so be careful. Figure 1.17.1. Timer A block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer Figure 1.17.2. Timer B block diagram

Event counter mode
Event counter mode
Event counter mode
Timer mode
Pulse width measuring mode
Timer mode
Pulse width measuring mode
Timer mode
Pulse width measuring mode TB0 IN TB1 IN TB2 IN Timer B0 Timer B1 Timer B2 f1 f8 f32 fC32 Timer B0 interrupt Noise filter Noise filter Noise filter 1/32 fC32 f32 XIN XCIN Clock prescaler reset flag (bit 7 at address 038116) set to “1” Reset Clock prescaler Timer A
Event counter mode
Event counter mode
Event counter mode
Timer mode
Pulse width measuring mode
Timer mode
Pulse width measuring mode
Timer mode
Pulse width measuring mode TB3 IN TB4 IN TB5 IN Timer B3 Timer B4 Timer B5 Timer B3 interrupt Noise filter Noise filter Noise filter Timer B1 interrupt Timer B2 interrupt Timer B4 interrupt Timer B5 interrupt Note 1: The TB5IN pin (P71) is shared with RxD2 and the TA0IN pin, so be careful.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Figure 1.17.5. Timer A-related registers (2) Timer A4 up/down flag Timer A3 up/down flag Timer A2 up/down flag Timer A1 up/down flag Timer A0 up/down flag Timer A2 two-phase pulse signal processing select bit Timer A3 two-phase pulse signal processing select bit Timer A4 two-phase pulse signal processing select bit Symbol Address When reset UDF 0384 16 0016 TA4P TA3P TA2P Up/down flag Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 TA4UD TA3UD TA2UD TA1UD TA0UD 0 : Down count 1 : Up count This specification becomes valid when the up/down flag content is selected for up/down switching cause 0 : two-phase pulse signal processing disabled 1 : two-phase pulse signal processing enabled When not using the two-phase pulse signal processing function, set the select bit to “0” Symbol Address When reset TABSR 0380 16 0016 Count start flag Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Timer B2 count start flag Timer B1 count start flag Timer B0 count start flag Timer A4 count start flag Timer A3 count start flag Timer A2 count start flag Timer A1 count start flag Timer A0 count start flag0 : Stops counting 1 : Starts counting TB2S TB1S TB0S TA4S TA3S TA2S TA1S TA0S Symbol Address When reset TA0 0387 16,038616 Indeterminate TA1 0389 16,038816 Indeterminate TA2 038B 16,038A16 Indeterminate TA3 038D 16,038C16 Indeterminate TA4 038F 16,038E16 Indeterminate b7 b0 b7 b0 (b15) (b8) Timer Ai register (Note) WR

Timer mode 0000 16 to FFFF16 Counts an internal count source Function Values that can be set
Event counter mode 0000 16 to FFFF16 Counts pulses from an external source or timer overflow
One-shot timer mode 0000 16 to FFFF16 Counts a one shot width
Pulse width modulation mode (16-bit PWM) Functions as a 16-bit pulse width modulator
Pulse width modulation mode (8-bit PWM) Timer low-order address functions as an 8-bit prescaler and high-order address functions as an 8-bit pulse width modulator 16 to FE16 (Both high-order and low-order addresses) 000016 to FFFE16 Note: Read and write data in 16-bit units. /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Symbol Address When reset CPSRF 0381 16 0XXXXXXX 2 Clock prescaler reset flag Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Clock prescaler reset flag0 : No effect 1 : Prescaler is reset (When read, the value is “0”) CPSR WR Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate. TA1TGL Symbol Address When reset TRGSR 0383 16 0016 Timer A1 event/trigger select bit 0 0 : Input on TA1IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA0 overflow is selected 1 1 : TA2 overflow is selected Trigger select register Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 0 0 : Input on TA2IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA1 overflow is selected 1 1 : TA3 overflow is selected 0 0 : Input on TA3IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA2 overflow is selected 1 1 : TA4 overflow is selected 0 0 : Input on TA4IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA3 overflow is selected 1 1 : TA0 overflow is selected Timer A2 event/trigger select bit Timer A3 event/trigger select bit Timer A4 event/trigger select bit WR TA1TGH TA2TGL TA2TGH TA3TGL TA3TGH TA4TGL TA4TGH b1 b0 b3 b2 b5 b4 b7 b6 Note: Set the corresponding port direction register to “0”. TA1OS TA2OS TA0OS One-shot start flag Symbol Address When reset ONSF 0382 16 00X000002 Timer A0 one-shot start flag Timer A1 one-shot start flag Timer A2 one-shot start flag Timer A3 one-shot start flag Timer A4 one-shot start flag TA3OS TA4OS Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 Nothing is assigned. In an attempt to write to this bit, write “0”. The value, if read, turns out to be indeterminate. TA0TGL TA0TGH 0 0 : Input on TA0IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA4 overflow is selected 1 1 : TA1 overflow is selected Timer A0 event/trigger select bit b7 b6 Note: Set the corresponding port direction register to “0”. WR 1 : Timer start When read, the value is “0” /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Figure 1.17.6. Timer A-related registers (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Item Specification Count source f 1, f8, f32, fC32 Count operation • Down count

When the timer underflows, it reloads the reload register contents before continuing counting Divide ratio 1/(n+1) n : Set value Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timingWhen the timer underflows TAiIN pin function Programmable I/O port or gate input TAiOUT pin function Programmable I/O port or pulse output Read from timer Count value can be read out by reading timer Ai register Write to timer • When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter
When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) Select function • Gate function Counting can be started and stopped by the TAiIN pin’s input signal
Pulse output function Each time the timer underflows, the TAiOUT pin’s polarity is reversed (1) Timer mode shows the timer Ai mode register in timer mode. Table 1.17.1. Specifications of timer mode Note 1: The settings of the corresponding port register and port direction register are invalid. Note 2: The bit can be “0” or “1”. Note 3: Set the corresponding port direction register to “0”. Timer Ai mode register Symbol Address When reset TAiMR(i=0 to 4) 039616 to 039A16 0016 Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 Operation mode select bit 0 0 : Timer mode b1 b0 TMOD1 TMOD0 MR0 Pulse output function select bit 0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (Note 1) (TA iOUT pin is a pulse output pin) Gate function select bit0 X (Note 2): Gate function not available (TAiIN pin is a normal port pin) 1 0 : Timer counts only when TAiIN pin is held “L” (Note 3) 1 1 : Timer counts only when TAiIN pin is held “H” (Note 3) b4 b3 MR2 MR1 MR3 0 (Must always be fixed to “0” in timer mode) 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : fC32 b7 b6 TCK1 TCK0 Count source select bit 000 /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Figure 1.17.7. Timer Ai mode register in timer mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Item Specification Count source • Two-phase pulse signals input to TAi IN or TAiOUT pin Count operation • Up count or down count can be selected by two-phase pulse signal

When the timer overflows or underflows, the reload register content is reloaded and the timer starts over again (Note) Divide ratio 1/ (FFFF 16 - n + 1) for up count 1/ (n + 1) for down count n : Set value Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timingTimer overflows or underflows TAiIN pin function Two-phase pulse input TAiOUT pin function Two-phase pulse input Read from timer Count value can be read out by reading timer A2, A3, or A4 register Write to timer • When counting stopped When a value is written to timer A2, A3, or A4 register, it is written to both reload register and counter
When counting in progress When a value is written to timer A2, A3, or A4 register, it is written to only reload register. (Transferred to counter at next reload time.) Select function • Normal processing operation The timer counts up rising edges or counts down falling edges on the TAiIN pin when input signal on the TAiOUT pin is “H”
Multiply-by-4 processing operation If the phase relationship is such that the TAiIN pin goes “H” when the input signal on the TAiOUT pin is “H”, the timer counts up rising and falling edges on the TAiOUT and TAiIN pins. If the phase relationship is such that the TAiIN pin goes “L” when the input signal on the TAiOUT pin is “H”, the timer counts down rising and falling edges on the TAiOUT and TAiIN pins. Note: This does not apply when the free-run function is selected. Table 1.17.3. Timer specifications in event counter mode (when processing two-phase pulse signal with timers A2, A3, and A4) TAiOUT Up count Up count Up count Down count Down count Down count TAiIN (i=2,3) TAiOUT TAiIN (i=3,4) Count up all edges Count up all edges Count down all edges Count down all edges

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Note 1: The settings of the corresponding port register and port direction register are invalid. Note 2: This bit is valid when only counting an external signal. Note 3: Set the corresponding port direction register to “0”. Note 4: This bit is valid for the timer A3 mode register. For timer A2 and A4 mode registers, this bit can be “0 ”or “1”. Note 5: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 0384 16) is set to “1”. Also, always be sure to set the event/trigger select bit (addresses 038216 and 038316) to “00”. Timer Ai mode register (When not using two-phase pulse signal processing) Symbol Address When reset TAiMR(i = 2 to 4) 039816 to 039A16 0016 b7 b6 b5 b4 b3 b2 b1 b0 Operation mode select bit0 1 : Event counter mode b1 b0 TMOD1 TMOD0 MR0 Pulse output function select bit 0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (Note 1) (TAiOUT pin is a pulse output pin) Count polarity select bit (Note 2) MR2 MR1 MR3 0 : (Must always be “0” in event counter mode) TCK1 TCK0 010 0 : Counts external signal's falling edges 1 : Counts external signal's rising edges Up/down switching cause select bit 0 : Up/down flag's content 1 : TAiOUT pin's input signal (Note 3) Bit symbol Bit name Function WR Count operation type select bit Two-phase pulse signal processing operation select bit (Note 4)(Note 5) 0 : Reload type 1 : Free-run type 0 : Normal processing operation 1 : Multiply-by-4 processing operation Note 1: This bit is valid for timer A3 mode register. For timer A2 and A4 mode registers, this bit can be “0” or “1”. Note 2: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 0384 16) is set to “1”. Also, always be sure to set the event/trigger select bit (addresses 038216 and 038316) to “00”. Timer Ai mode register (When using two-phase pulse signal processing) Symbol Address When reset TAiMR(i = 2 to 4) 039816 to 039A16 0016 b7 b6 b5 b4 b3 b2 b1 b0 Operation mode select bit0 1 : Event counter mode b1 b0 TMOD1 TMOD0 MR0 0 (Must always be “0” when using two-phase pulse signal processing) 0 (Must always be “0” when using two-phase pulse signal processing) MR2 MR1 MR3 0 (Must always be “0” when using two-phase pulse signal processing) TCK1 TCK0 010 1 (Must always be “1” when using two-phase pulse signal processing) Bit symbol Bit name Function WR Count operation type select bit Two-phase pulse processing operation select bit (Note 1)(Note 2) 0 : Reload type 1 : Free-run type 0 : Normal processing operation 1 : Multiply-by-4 processing operation 001 /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines Figure 1.17.9. Timer Ai mode register in event counter mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A Item Specification Count source f 1, f8, f32, fC32 Count operation • The timer counts down

When the count reaches 000016, the timer stops counting after reloading a new count
If a trigger occurs when counting, the timer reloads a new count and restarts counting Divide ratio 1/n n : Set value Count start condition • An external trigger is input
The timer overflows
The one-shot start flag is set (= 1) Count stop condition • A new count is reloaded after the count has reached 000016
The count start flag is reset (= 0) Interrupt request generation timingThe count reaches 000016 TAiIN pin function Programmable I/O port or trigger input TAiOUT pin function Programmable I/O port or pulse output Read from timer When timer Ai register is read, it indicates an indeterminate value Write to timer • When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter
When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time) Table 1.17.4. Timer specifications in one-shot timer mode Figure 1.17.10. Timer Ai mode register in one-shot timer mode (3) One-shot timer mode In this mode, the timer operates only once. (See Table 1.17.4.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 1.17.10 shows the timer Ai mode register in one-shot timer mode. Bit name Timer Ai mode register Symbol Address When reset TAiMR(i = 0 to 4) 039616 to 039A16 0016 Function Bit symbol b7 b6 b5 b4 b3 b2 b1 b0 Operation mode select bit1 0 : One-shot timer mode b1 b0 TMOD1 TMOD0 MR0 Pulse output function select bit 0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (Note 1) (TAi OUT pin is a pulse output pin) MR2 MR1 MR3 0 (Must always be “0” in one-shot timer mode) 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : fC32 b7 b6 TCK1 TCK0 Count source select bit 100 0 : One-shot start flag is valid 1 : Selected by event/trigger select register Trigger select bit External trigger select bit (Note 2) 0 : Falling edge of TAiIN pin's input signal (Note 3) 1 : Rising edge of TAiIN pin's input signal (Note 3) Note 1: The settings of the corresponding port register and port direction register are invalid. Note 2: Valid only when the TAiIN pin is selected by the event/trigger select bit (addresses 038216 and 038316). If timer overflow is selected, this bit can be “1” or “0”. Note 3: Set the corresponding port direction register to “0”. WR /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer A (4) Pulse width modulation (PWM) mode In this mode, the timer outputs pulses of a given width in succession. (See Table 1.17.5.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure example of how a 16-bit pulse width modulator operates. Figure 1.17.13 shows the example of how an 8- bit pulse width modulator operates. Figure 1.17.11. Timer Ai mode register in pulse width modulation mode Table 1.17.5. Timer specifications in pulse width modulation mode Bit name Timer Ai mode register Symbol Address When reset TAiMR(i=0 to 4) 039616 to 039A16 0016 FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 Operation mode select bit 1 1 : PWM mode b1 b0 TMOD1 TMOD0 MR0 MR2 MR1 MR3 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : fC32 b7 b6 TCK1 TCK0 Count source select bit WR 111 1 (Must always be “1” in PWM mode) 16/8-bit PWM mode select bit 0: Functions as a 16-bit pulse width modulator 1: Functions as an 8-bit pulse width modulator Trigger select bit External trigger select bit (Note 1) 0: Falling edge of TAiIN pin's input signal (Note 2) 1: Rising edge of TAiIN pin's input signal (Note 2) 0: Count start flag is valid 1: Selected by event/trigger select register Note 1: Valid only when the TAiIN pin is selected by the event/trigger select bit (addresses 038216 and 038316). If timer overflow is selected, this bit can be “1” or “0”. Note 2: Set the corresponding port direction register to “0”. /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Item Specification Count source f 1, f8, f32, fC32 Count operation • T he timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)

The timer reloads a new count at a rising edge of PWM pulse and continues counting
The timer is not affected by a trigger that occurs when counting 16-bit PWM • High level width n / fi n : Set value
Cycle time (216-1) / fi fixed 8-bit PWM • High level width n (m+1) / fi n : values set to timer Ai register’s high-order address
Cycle time (2 8-1) (m+1) / fim : values set to timer Ai register’s low-order address Count start condition • External trigger is input
The timer overflows
The count start flag is set (= 1) Count stop condition • The count start flag is reset (= 0) Interrupt request generation timingPWM pulse goes “L” TAiIN pin function Programmable I/O port or trigger input TAiOUT pin function Pulse output Read from timer When timer Ai register is read, it indicates an indeterminate value Write to timer • When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter
When counting in progress When a value is written to timer Ai register, it is written to only reload register (Transferred to counter at next reload time)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B Symbol Address When reset TABSR 0380 16 0016 Count start flag Bit nameBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Timer B2 count start flag Timer B1 count start flag Timer B0 count start flag Timer A4 count start flag Timer A3 count start flag Timer A2 count start flag Timer A1 count start flag Timer A0 count start flag0 : Stops counting 1 : Starts counting TB2S TB1S TB0S TA4S TA3S TA2S TA1S TA0S Function /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Symbol Address When reset CPSRF 0381 16 0XXXXXXX 2 Clock prescaler reset flag Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Clock prescaler reset flag0 : No effect 1 : Prescaler is reset (When read, the value is “0”) CPSR /LiteDiagLines/LiteDiagLines/LiteDiagLines Symbol Address When reset TB0 0391 16, 039016 Indeterminate TB1 0393 16, 039216 Indeterminate TB2 0395 16, 039416 Indeterminate TB3 0351 16, 035016 Indeterminate TB4 0353 16, 035216 Indeterminate TB5 0355 16, 035416 Indeterminate b7 b0 b7 b0 (b15) (b8) Timer Bi register (Note) WR

Pulse period / pulse width measurement mode Measures a pulse period or width
Timer mode 0000 16 to FFFF16 Counts the timer's period Function Values that can be set
Event counter mode 0000 16 to FFFF16 Counts external pulses input or a timer overflow Note: Read and write data in 16-bit units. /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines Symbol Address When reset TBSR 0340 16 000XXXXX 2 Timer B3, 4, 5 count start flag Bit nameBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Timer B5 count start flag Timer B4 count start flag Timer B3 count start flag0 : Stops counting 1 : Starts counting TB5S TB4S TB3S Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate. Function /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be indeterminate.Figure 1.17.16. Timer B-related registers (2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timer B Item Specification Count source f 1, f8, f32, fC32 Count operation • Counts down

When the timer underflows, it reloads the reload register contents before continuing counting Divide ratio 1/(n+1) n : Set value Count start condition Count start flag is set (= 1) Count stop condition Count start flag is reset (= 0) Interrupt request generation timingThe timer underflows TBiIN pin function Programmable I/O port Read from timer Count value is read out by reading timer Bi register Write to timer • When counting stopped When a value is written to timer Bi register, it is written to both reload register and counter
When counting in progress When a value is written to timer Bi register, it is written to only reload register (Transferred to counter at next reload time) (1) Timer mode shows the timer Bi mode register in timer mode. Table 1.17.6. Timer specifications in timer mode Note 1: Timer B0, timer B3. Note 2: Timer B1, timer B2, timer B4, timer B5. Timer Bi mode register Symbol Address When reset TBiMR(i=0 to 5) 039B 16 to 039D16 00XX0000 2 035B16 to 035D16 00XX0000 2 Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines Operation mode select bit0 0 : Timer mode b1 b0 TMOD1 TMOD0 MR0 Invalid in timer mode Can be “0” or “1” MR2 MR1 MR3 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : fC32 TCK1 TCK0 Count source select bit Invalid in timer mode. In an attempt to write to this bit, write “0”. The value, if read in timer mode, turns out to be indeterminate. 0 (Fixed to “0” in timer mode ; i = 0, 3) Nothing is assiigned (i = 1, 2, 4, 5). In an attempt to write to this bit, write “0”. The value, if read, turns out to be indeterminate. (Note 1) (Note 2) b7 b6 /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines Figure 1.17.17. Timer Bi mode register in timer mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 100 Timers’ functions for three-phase motor control Use of more than one built-in timer A and timer B provides the means of outputting three-phase motor driving waveforms. Three-phase PWM control register 0 Symbol Address When reset INVC0 0348 16 0016 b7 b6 b5 b4 b3 b2 b1 b0 Effective interrupt output polarity select bit (Note4) INV00 Bit symbol Bit name Description RW INV01 Effective interrupt output specification bit (Note4) INV02 Mode select bit (Note 2) INV04 Positive and negative phases concurrent L output disable function enable bit INV07 Software trigger bit INV06 Modulation mode select bit (Note 3) INV05 Positive and negative phases concurrent L output detect flag INV03 Output control bit 0: A timer B2 interrupt occurs when the timer A1 reload control signal is “1”. 1: A timer B2 interrupt occurs when the timer A1 reload control signal is “0”. Effective only in three-phase mode 1 0: Not specified. 1: Selected by the effective interrupt output polarity selection bit. Effective only in three-phase mode 1 0: Normal mode 1: Three-phase PWM output mode 0: Output disabled 1: Output enabled 0: Feature disabled 1: Feature enabled 0: Not detected yet 1: Already detected 0: Triangular wave modulation mode 1: Sawtooth wave modulation mode 1: Trigger generated The value, when read, is “0”. (Note 1) Three-phase PWM control register 1 Symbol Address When reset INVC1 0349 16 0016 Bit name DescriptionBit symbol WR INV10 INV11 INV12 Timer Ai start trigger signal select bit Timer A1-1, A2-1, A4-1 control bit Short circuit timer count source select bit 0: Timer B2 overflow signal 1: Timer B2 overflow signal, signal for writing to timer B2 0: Three-phase mode 0 1: Three-phase mode 1 0 : Not to be used 1 : f1/2 (Note) b7 b6 b5 b4 b3 b2 b1 b0 Noting is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. Noting is assigned. In an attempt to write to this bit, write “0”. The value, if read, turns out to be “0”. Reserved bit Always set to “0” Note : To use three-phase PWM output mode, write “1” to INV12. Note 1: Note 2: Note 3: Note 4: No value other than “0” can be written. Selecting three-phase PWM output mode causes P80, P81, and P72 through P75 to output U, U, V, V, W, and W, and works the timer for setting short circuit prevention time, the U, V, W phase output control circuits, and the circuit for setting timer B2 interrupt frequency. In triangular wave modulation mode: The short circuit prevention timer starts in synchronization with the falling edge of timer Ai output. The data transfer from the three-phase buffer register to the three-phase output shift register is made only once in synchronization with the transfer trigger signal after writing to the three-phase output buffer register. In sawtooth wave modulation mode: The short circuit prevention timer starts in synchronization with the falling edge of timer A output and with the transfer trigger signal. The data transfer from the three-phase output buffer register to the three-phase output shift register is made with respect to every transfer trigger. To write “1” both to bit 0 (INV00) and bit 1 (INV01) of the three-phase PWM control register, set in advance the content of the timer B2 interrupt occurrences frequency set counter. Figure 1.18.1. Registers related to timers for three-phase motor control

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 101 Three-phase output buffer register 0 (Note) Symbol Address When reset IDB0 034A 16 0016 Bit name FunctionBit Symbol WR b7 b6 b5 b4 b3 b2 b1 b0 Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. DU0 DUB0 DV0 DW0 DVB0 DWB0 U phase output buffer 0 Setting in U phase output buffer 0 V phase output buffer 0 W phase output buffer 0 U phase output buffer 0 V phase output buffer 0 W phase output buffer 0 Setting in V phase output buffer 0 Setting in W phase output buffer 0 Setting in W phase output buffer 0 Setting in V phase output buffer 0 Setting in U phase output buffer 0 Three-phase output buffer register 1 (Note) Symbol Address When reset IDB1 034B 16 0016 Bit name FunctionBit Symbol WR b7 b6 b5 b4 b3 b2 b1 b0 Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. DU1 DUB1 DV1 DW1 DVB1 DWB1 U phase output buffer 1 Setting in U phase output buffer 1 V phase output buffer 1 W phase output buffer 1 U phase output buffer 1 V phase output buffer 1 W phase output buffer 1 Setting in V phase output buffer 1 Setting in W phase output buffer 1 Setting in W phase output buffer 1 Setting in V phase output buffer 1 Setting in U phase output buffer 1 Dead time timer Symbol Address When reset DTT 034C 16 Indeterminate Function Values that can be set WR b7 b0 Set dead time timer 1 to 255 Timer B2 interrupt occurrences frequency set counter Symbol Address When reset ICTB2 034D 16 Indeterminate Function Values that can be set WR b3 b0 Set occurrence frequency of timer B2 interrupt request 1 to 15 Note: When executing read instruction of this register, the contents of three-phase shift register is read out. Note: When executing read instruction of this register, the contents of three-phase shift register is read out. Note1: In setting 1 to bit 1 (INV01) - the effective interrupt output specification bit - of three- phase PWM control register 0, do not change the B2 interrupt occurrences frequency set counter to deal with the timer function for three-phase motor control. Note2: Do not write at the timing of an overflow occurrence in timer B2. Figure 1.18.2. Registers related to timers for three-phase motor control

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 102 Figure 1.18.3. Registers related to timers for three-phase motor control Symbol Address When reset TA11 0343 16,034216 Indeterminate TA21 0345 16,034416 Indeterminate TA41 0347 16,034616 Indeterminate b7 b0 b7 b0 (b15) (b8) WR Counts an internal count source 0000 16 to FFFF16 Function Values that can be set Timer Ai-1 register (Note) Note: Read and write data in 16-bit units. /LiteDiagLines/LiteDiagLines Symbol Address When reset TA1 0389 16,038816 Indeterminate TA2 038B 16,038A16 Indeterminate TA4 038F 16,038E16 Indeterminate TB2 0395 16,039416 Indeterminate b7 b0 b7 b0(b15) (b8) WR

Timer mode 0000 16 to FFFF16 Counts an internal count source Function Values that can be set
One-shot timer mode 0000 16 to FFFF16 Counts a one shot width Note: Read and write data in 16-bit units. Timer Ai register (Note) /LiteDiagLines/LiteDiagLines /LiteDiagLines TA1TGL Symbol Address When reset TRGSR 0383 16 0016 Timer A1 event/trigger select bit 0 0 : Input on TA1IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA0 overflow is selected 1 1 : TA2 overflow is selected Trigger select register Bit name FunctionBit symbol 0 0 : Input on TA2IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA1 overflow is selected 1 1 : TA3 overflow is selected 0 0 : Input on TA3IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA2 overflow is selected 1 1 : TA4 overflow is selected 0 0 : Input on TA4IN is selected (Note) 0 1 : TB2 overflow is selected 1 0 : TA3 overflow is selected 1 1 : TA0 overflow is selected Timer A2 event/trigger select bit Timer A3 event/trigger select bit Timer A4 event/trigger select bit WR TA1TGH TA2TGL TA2TGH TA3TGL TA3TGH TA4TGL TA4TGH b1 b0 b3 b2 b5 b4 b7 b6 Note: Set the corresponding port direction register to “0”. /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines b7 b6 b5 b4 b3 b2 b1 Symbol Address When reset TABSR 0380 16 0016 Count start flag Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Timer B2 count start flag Timer B1 count start flag Timer B0 count start flag Timer A4 count start flag Timer A3 count start flag Timer A2 count start flag Timer A1 count start flag Timer A0 count start flag0 : Stops counting 1 : Starts counting TB2S TB1S TB0S TA4S TA3S TA2S TA1S TA0S /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 103 Bit name Timer Ai mode registerSymbol Address When reset TA1MR 0397 16 00 16 TA2MR 0398 16 0016 TA3MR 039A 16 0016 Function Bit symbol b7 b6 b5 b4 b3 b2 b1 b0 Operation mode select bit 1 0 : One-shot timer mode b1 b0 TMOD1 TMOD0 MR0 Pulse output function select bit 0 (Must always be “0” in three-phase PWM output mode) MR2 MR1 MR3 0 (Must always be “0” in one-shot timer mode) 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : fC32 b7 b6 TCK1 TCK0 Count source select bit 100 1 : Selected by event/trigger select register Trigger select bit External trigger select bit WR /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Timer B2 mode register Symbol Address When reset TB2MR 039D 16 00XX0000 2 Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 /LiteDiagLines/LiteDiagLines/LiteDiagLines Operation mode select bit0 0 : Timer mode b1 b0 TMOD1 TMOD0 MR0 Invalid in timer mode Can be “0” or “1” MR2 MR1 MR3 0 0 : f1 0 1 : f8 1 0 : f32 1 1 : fC32 TCK1 TCK0 Count source select bit Invalid in timer mode. This bit can neither be set nor reset. When read in timer mode, its content is indeterminate. 0 (Fixed to “0” in timer mode ; i = 0) b7 b6 /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Invalid in three-phase PWM output mode Figure 1.18.4. Timer mode registers in three-phase waveform mode Three-phase motor driving waveform output mode (three-phase waveform mode) Setting “1” in the mode select bit (bit 2 at 034816) shown in Figure 1.18.1 - causes three-phase waveform mode that uses four timers A1, A2, A4, and B2 to be selected. As shown in Figure 1.18.4, set timers A1, A2, and A4 in one-shot timer mode, set the trigger in timer B2, and set timer B2 in timer mode using the respective timer mode registers.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 104 Figure 1.18.5 shows the block diagram for three-phase waveform mode. In three-phase waveform mode, the positive-phase waveforms (U phase, V phase, and W phase) and negative waveforms (U phase, V ___ phase, and W phase), six waveforms in total, are output from P80, P81, P72, P73, P74, and P75 as active ___ on the “L” level. Of the timers used in this mode, timer A4 controls the U phase and U phase, timer A1 controls the V phase and V phase, and timer A2 controls the W phase and W phase respectively; timer B2 controls the periods of one-shot pulse output from timers A4, A1, and A2. In outputting a waveform, dead time can be set so as to cause the “L” level of the positive waveform ___ output (U phase, V phase, and W phase) not to lap over the “L” level of the negative waveform output (U phase, V phase, and W phase). To set short circuit time, use three 8-bit timers sharing the reload register for setting dead time. A value from 1 through 255 can be set as the count of the timer for setting dead time. The timer for setting dead time works as a one-shot timer. If a value is written to the dead timer (034C 16), the value is written to the reload register shared by the three timers for setting dead time. Any of the timers for setting dead time takes the value of the reload register into its counter, if a start trigger comes from its corresponding timer, and performs a down count in line with the clock source selected by the dead time timer count source select bit (bit 2 at 0349 16). The timer can receive another trigger again before the workings due to the previous trigger are completed. In this instance, the timer performs a down count from the reload register’s content after its transfer, provoked by the trigger, to the timer for setting dead time. Since the timer for setting dead time works as a one-shot timer, it starts outputting pulses if a trigger comes; it stops outputting pulses as soon as its content becomes 00 16, and waits for the next trigger to come. The positive waveforms (U phase, V phase, and W phase) and the negative waveforms (U phase, V ___ phase, and W phase) in three-phase waveform mode are output from respective ports by means of setting “1” in the output control bit (bit 3 at 0348 16). Setting “0” in this bit causes the ports to be the state of set by port direction register. This bit can be set to “0” not only by use of the applicable instruction, but by entering a falling edge in the NMI terminal or by resetting. Also, if “1” is set in the positive and negative phases concurrent L output disable function enable bit (bit 4 at 0348 16) causes one of the pairs of U phase and U phase, V phase and V phase, and W phase and W phase concurrently go to “L”, as a result, the port become the state of set by port direction register.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 105 Timer B2(Timer mode) Overflow Interrupt occurrence frequency set counter Interrupt request bit U(P8 U(P8 V(P7 V(P7 W(P7 W(P7 NMI RESET RD D T Q D T Q D T Q D T Q For short circuit prevention D T Q D T Q Q INV03 INV05 Diagram for switching to P8 0, P8 1, and to P7 2 - P7 5 is not shown. INV04 Timer A4 counter (One-shot timer mode) (One-shot timer mode) (One-shot timer mode) Trigger Timer A4 Reload Timer A4-1 Timer A1 counter TriggerTimer A1 Reload Timer A1-1 Timer A2 counter Trigger Timer A2 Reload Timer A2-1INV0 T Q INV11 Dead time timer setting (8) INV00 1 0 INV01INV11 DU0 DU1 T DQ T DQ DUB0 DUB1 T DQ T DQ U phase output control circuit U phase output signalU phase output signal V phase output control circuit To be set to “0” when timer A4 stops T Q INV11 To be set to “0” when timer A1 stops T Q INV11 To be set to “0” when timer A2 stops W phase output control circuit V phase output signal W phase output signal V phase output signal W phase output signal Signal to be written to B2 Trigger signal for timer Ai start Trigger signal for transfer INV10 Circuit foriInterrupt occurrence frequency set counter Bit 0 at 034B Bit 0 at 034A Three-phase output shift register (U phase) Control signal for timer A4 reload /LiteDiagLines INV12 n = 1 to 15 Reload register n = 1 to 255 Dead time timer setting n = 1 to 255 Dead time timer setting (8) n = 1 to 255 n = 1 to 255 Trigger INV06 Trigger TriggerTrigger TriggerTrigger INV06 INV06 (Note) Note: To use three-phase output mode, write "1" to INV Figure 1.18.5. Block diagram for three-phase waveform mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 106 Triangular wave modulation To generate a PWM waveform of triangular wave modulation, set “0” in the modulation mode select bit (bit 6 at 034816). Also, set “1” in the timers A4-1, A1-1, A2-1 control bit (bit 1 at 034916). In this mode, each of timers A4, A1, and A2 has two timer registers, and alternately reloads the timer register’s content to the counter every time timer B2 counter’s content becomes 0000 16. If “0” is set to the effective interrupt output specification bit (bit 1 at 034816), the frequency of interrupt requests that occur every time the timer B2 counter’s value becomes 000016 can be set by use of the timer B2 counter (034D16) for setting the frequency of interrupt occurrences. The frequency of occurrences is given by (setting; setting ≠ 0). Setting “1” in the effective interrupt output specification bit (bit 1 at 034816) provides the means to choose which value of the timer A1 reload control signal to use, “0” or “1”, to cause timer B2’s interrupt request to occur. To make this selection, use the effective interrupt output polarity selection bit (bit 0 at 0348 16). An example of U phase waveform is shown in Figure 1.18.6, and the description of waveform output workings is given below. Set “1” in DU0 (bit 0 at 034A 16). And set “0” in DUB0 (bit 1 at 034A16). In addition, set “0” in DU1 (bit 0 at 034B16) and set “1” in DUB1 (bit 1 at 034B16). Also, set “0” in the effective interrupt output specification bit (bit 1 at 034816) to set a value in the timer B2 interrupt occurrence frequency set counter. By this setting, a timer B2 interrupt occurs when the timer B2 counter’s content becomes 0000 16 as many as (setting) times. Furthermore, set “1” in the effective interrupt output specifi- cation bit (bit 1 at 034816), set “0” in the effective interrupt polarity select bit (bit 0 at 034816) and set "1" in the interrupt occurrence frequency set counter (034D16). These settings cause a timer B2 interrupt to occur every other interval when the U phase output goes to “H”. When the timer B2 counter’s content becomes 0000 16, timer A4 starts outputting one-shot pulses. In this instance, the content of DU1 (bit 0 at 034B16) and that of DU0 (bit 0 at 034A16) are set in the three-phase output shift register (U phase), the content of DUB1 (bit 1 at 034B16) and that of DUB0 (bit 1 at 034A16) ___ are set in the three-phase shift register (U phase). After triangular wave modulation mode is selected, however, no setting is made in the shift register even though the timer B2 counter’s content becomes 0000 16. ___ The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the U terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (038F16, 038E16) and when timer A4 finishes outputting one-shot pulses, the three-phase shift register’s content is shifted one posi- ___ tion, and the value of DU1 and that of DUB1 are output to the U phase output signal and to U phase output signal respectively. At this time, one-shot pulses are output from the timer for setting dead time used for ___ setting the time over which the “L” level of the U phase waveform does not lap over the “L” level of the U phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the “H” level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register’s content changes from “1” to “0” by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, "0" already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the "L" level. When the timer B2 counter’s content becomes 0000 16, the timer A4 counter starts counting the value written to timer A4-1 (034716, 034616), and starts outputting one-shot pulses. When timer A4 fin- ishes outputting one-shot pulses, the three-phase shift register’s content is shifted one position, but if the three-phase output shift register’s content changes from “0” to “1” as a result of the shift, the output level changes from “L” to “H” without waiting for the timer for setting dead time to finish outputting one-shot pulses. A U phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the U phase side is used, the workings in generating a U phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 107 Timer A4 output Trigger signal for timer Ai start (timer B2 overflow signal) Timer B2 U phase Dead time A carrier wave of triangular waveform Carrier wave Signal wave Timber B2 interrupt occurres Rewriting timer A4 and timer A4-1. Possible to set the number of overflows to generate an interrupt by use of the interrupt occurrences frequency set circuit U phase output signal m nn mp o Note: Set to triangular wave modulation mode and to three-phase mode 1. Control signal for timer A4 reload m The three-phase shift register shifts in synchronization with the falling edge of the A4 output. U phase U phase output signal Figure 1.18.6. Timing chart of operation (1) phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the "L" level of the U phase waveform doesn’t lap over that of the U phase waveform, which has the opposite phase of the U phase waveform. The width of the “L” level too can be adjusted by varying the values of timer B2, timer A4, and timer A4-1. In dealing with the V and W phases, and V and W phases, the latter are of opposite phase of the former, have the corresponding timers work similarly to dealing with ___ the U and U phases to generate an intended waveform.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 108 Figure 1.18.7. Timing chart of operation (2) Timer A4 output Trigger signal for timer Ai start (timer B2 overflow signal) Timer B2 U phase Dead time A carrier wave of triangular waveform Carrier wave Signal wave Rewriting timer A4 every timer B2 interrupt occurres. U phase output signal m nn mp o Note: Set to triangular wave modulation mode and to three-phase mode 0. Control signal for timer A4 reload m U phase U phase output signal Timer B2 interrupt occurres. Rewriting three-phase buffer register. Assigning certain values to DU0 (bit 0 at 034A16) and DUB0 (bit 1 at 034A16), and to DU1 (bit 0 at 034B16) and DUB1 (bit 1 at 034B16) allows the user to output the waveforms as shown in Figure 1.18.7, that is, to output the U phase alone, to fix U phase to “H”, to fix the U phase to “H,” or to output the U phase alone.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 109 Sawtooth modulation To generate a PWM waveform of sawtooth wave modulation, set “1” in the modulation mode select bit (bit 6 at 034816). Also, set “0” in the timers A4-1, A1-1, and A2-1 control bit (bit 1 at 034916). In this mode, the timer registers of timers A4, A1, and A2 comprise conventional timers A4, A1, and A2 alone, and reload the corresponding timer register’s content to the counter every time the timer B2 counter’s content be- comes 0000 16. The effective interrupt output specification bit (bit 1 at 034816) and the effective interrupt output polarity select bit (bit 0 at 034816) go nullified. An example of U phase waveform is shown in Figure 1.18.8, and the description of waveform output workings is given below. Set “1” in DU0 (bit 0 at 034A 16), and set “0” in DUB0 (bit 1 at 034A16). In addition, set “0” in DU1 (bit 0 at 034A16) and set “1” in DUB1 (bit 1 at 034A16). When the timber B2 counter’s content becomes 000016, timer B2 generates an interrupt, and timer A4 starts outputting one-shot pulses at the same time. In this instance, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase output shift register (U phase), and the contents of ___ DUB1 and DUB0 are set in the three-phase output register (U phase). After this, the three-phase buffer register’s content is set in the three-phase shift register every time the timer B2 counter’s content be- comes 0000 16. ___ The value of DU0 and that of DUB0 are output to the U terminal (P80) and to the U terminal (P81) respectively. When the timer A4 counter counts the value written to timer A4 (038F16, 038E16) and when timer A4 finishes outputting one-shot pulses, the three-phase output shift register’s content is shifted one ___ position, and the value of DU1 and that of DUB1 are output to the U phase output signal and to the U output signal respectively. At this time, one-shot pulses are output from the timer for setting dead time used for setting the time over which the “L” level of the U phase waveform doesn’t lap over the “L” level of ___ the U phase waveform, which has the opposite phase of the former. The U phase waveform output that started from the “H” level keeps its level until the timer for setting dead time finishes outputting one-shot pulses even though the three-phase output shift register’s content changes from “1” to “0 ”by the effect of the one-shot pulses. When the timer for setting dead time finishes outputting one-shot pulses, 0 already shifted in the three-phase shift register goes effective, and the U phase waveform changes to the “L” level. When the timer B2 counter’s content becomes 0000 16, the contents of the three-phase buffer registers DU1 and DU0 are set in the three-phase shift register (U phase), and the contents of DUB1 and ___ DUB0 are set in the three-phase shift register (U phase) again. A U phase waveform is generated by these workings repeatedly. With the exception that the three-phase output shift register on the U phase side is used, the workings in generating a U phase waveform, which has the opposite phase of the U phase waveform, are the same as in generating a U phase waveform. In this way, a waveform can be picked up from the applicable terminal in a manner in which the “L” level of ___ the U phase waveform doesn’t lap over that of the U phase waveform, which has the opposite phase of the U phase waveform. The width of the “L” level too can be adjusted by varying the values of timer B2 and timer A4. In dealing with the V and W phases, and V and W phases, the latter are of opposite phase ___ of the former, have the corresponding timers work similarly to dealing with the U and U phases to gener- ate an intended waveform. ___ Setting “1” both in DUB0 and in DUB1 provides a means to output the U phase alone and to fix the U phase output to “H” as shown in Figure 1.18.9.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 110 Timer B2 Timer A4 output U phase U phase Dead time Carrier wave Signal wave A carrier wave of sawtooth waveform m n o p Note: Set to sawtooth modulation mode and to three-phase mode 0. Interrupt occurres. Rewriting the value of timer A4. U phase output signal U phase output signal The three-phase shift register shifts in synchronization with the falling edge of timer A4. Data transfer is made from the three- phase buffer register to the three- phase shift register in step with the timing of the timer B overflow. Trigger signal for timer Ai start (timer B2 overflow signal) Figure 1.18.8. Timing chart of operation (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timers’ functions for three-phase motor control 111 Timer B2 Timer A4 output U phase U phase Dead time Carrier wave Signal wave A carrier wave of sawtooth waveform mn p Note: Set to sawtooth modulation mode and to three-phase mode 0. U phase output signal U phase output signal The three-phase shift register shifts in synchronization with the falling edge of timer A4. Trigger signal for timer Ai start (timer B2 overflow signal) Interrupt occurres. Rewriting the value of timer A4. Rewriting three-phase output buffer register Data transfer is made from the three- phase buffer register to the three- phase shift register in step with the timing of the timer B overflow. Interrupt occurres. Rewriting the value of timer A4. Figure 1.18.9. Timing chart of operation (4)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 112 Serial I/O Serial I/O is configured as five channels: UART0, UART1, UART2, S I/O3 and S I/O4. UART0 to 2 UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other. the block diagram of the transmit/receive unit. UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A0 16, 03A816 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0, UART1 and UART2 have almost the same functions. UART2, in particular, is used for the SIM interface with some extra settings added in clock-asynchronous serial I/O mode (Note). It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level. show the registers related to UARTi. Note: SIM : Subscriber Identity Module Note 1: Only when clock synchronous serial I/O mode. Note 2: Only when clock synchronous serial I/O mode and 8-bit UART mode. Note 3: Only when UART mode. Note 4: Using for SIM interface. UART0 UART1 UART2Function CLK polarity selection Continuous receive mode selection LSB first / MSB first selection ImpossibleTransfer clock output from multiple pins selection Impossible Impossible Impossible ImpossibleSerial data logic switch Impossible Sleep mode selection Impossible ImpossibleTxD, RxD I/O polarity switch Impossible Possible CMOS outputTxD, RxD port output format CMOS output N-channel open-drain output ImpossibleParity error signal output Impossible ImpossibleBus collision detection Impossible Possible Possible (Note 1) Separate CTS/RTS pins Possible (Note 1) Possible (Note 1) Possible (Note 3) Possible (Note 1) Possible (Note 1) Possible (Note 1) Possible (Note 1) Possible (Note 3) Possible Possible (Note 1) Possible (Note 2) Possible (Note 1) Possible (Note 4) Possible (Note 4) Table 1.19.1. Comparison of functions of UART0 through UART2

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 113 Figure 1.19.1. Block diagram of UARTi (i = 0 to 2) n0 : Values set to UART0 bit rate generator (BRG0) n1 : Values set to UART1 bit rate generator (BRG1) n2 : Values set to UART2 bit rate generator (BRG2) RxD 2 Reception control circuit Transmission control circuit 1 / (n2+1) Bit rate generator (address 037916) Clock synchronous type (when internal clock is selected) UART reception Clock synchronous type UART transmission Clock synchronous type Clock synchronous type (when internal clock is selected) Clock synchronous type (when external clock is selected) Receive clock Transmit clock CLK 2 CTS 2 / RTS2 f32 Vcc RTS 2 CTS 2 TxD 2 (UART2) RxD polarity reversing circuit TxD polarity reversing circuit RxD 0 1 / (n0+1) Bit rate generator (address 03A116) Clock synchronous type (when internal clock is selected) UART reception Clock synchronous type UART transmission Clock synchronous type Clock synchronous type (when internal clock is selected) Clock synchronous type (when external clock is selected) Receive clock Transmit clock CLK 0 Clock source selection CTS 0 / RTS0 f32 Reception control circuit Transmission control circuit Internal External Vcc RTS 0 CTS 0 TxD 0 Transmit/ receive unit RxD 1 1 / (n1+1) Bit rate generator (address 03A916) Clock synchronous type (when internal clock is selected) UART reception Clock synchronous type UART transmission Clock synchronous type Clock synchronous type (when internal clock is selected) Clock synchronous type (when external clock is selected) Receive clock Transmit clock CLK 1 Clock source selection f32 Reception control circuit Transmission control circuit Internal External RTS 1 CTS 1 TxD 1 (UART1) (UART0) CLK polarity reversing circuit CLK polarity reversing circuit CTS/RTS disabled CTS/RTS separated Clock output pin select switch CTS 1 / RTS1 / CTS0 / CLKS1 CTS/RTS disabled CTS0 from UART1 CTS/RTS selected CTS/RTS disabled VCC CTS0 to UART0CTS 0 CTS/RTS disabled CTS/RTS separated CTS/RTS disabled CTS/RTS disabled CTS/RTS selected CLK polarity reversing circuit Internal External Clock source selection Transmit/ receive unit Transmit/ receive unit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 114 Figure 1.19.2. Block diagram of UARTi (i = 0, 1) transmit/receive unit SP SP PAR 2SP 1SP UART UART (7 bits) UART (8 bits) UART (7 bits) UART (9 bits) Clock synchronous type Clock synchronous type TxDi UARTi transmit register PAR enabled PAR disabled D 8 D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 SP: Stop bit PAR: Parity bit UARTi transmit buffer register MSB/LSB conversion circuit UART (8 bits) UART (9 bits) Clock synchronous type UARTi receive buffer register UARTi receive register 2SP 1SP PAR enabled PAR disabled UART UART (7 bits) UART (9 bits) Clock synchronous type Clock synchronous type UART (7 bits) UART (8 bits) RxDi Clock synchronous type UART (8 bits) UART (9 bits) Address 03A616 Address 03A716 Address 03AE16 Address 03AF16 Address 03A216 Address 03A316 Address 03AA16 Address 03AB16 Data bus low-order bits MSB/LSB conversion circuit D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0D 80000000 SP SP PAR “0” Data bus high-order bits

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 115 SP SP PAR 2SP 1SP UART UART (7 bits) UART (8 bits) UART(7 bits) UART (9 bits) Clock synchronous type Clock synchronous type Data bus low-order bits TxD2 UART2 transmit registerPAR disabled PAR enabled D 8 D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 UART2 transmit buffer register UART (8 bits) UART (9 bits) Clock synchronous type UART2 receive buffer register UART2 receive register 2SP 1SP UART (7 bits) UART (8 bits) UART(7 bits) UART (9 bits) Clock synchronous type Clock synchronous type RxD2 UART (8 bits) UART (9 bits) Address 037E Address 037F16 Address 037A16 Address 037B16 Data bus high-order bits D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0D 80000000 SP SP PAR “0” Reverse No reverse Error signal output circuit RxD data reverse circuit Error signal output enable Error signal output disable Reverse No reverse Logic reverse circuit + MSB/LSB conversion circuit Logic reverse circuit + MSB/LSB conversion circuit PAR enabled PAR disabled UART Clock synchronous type TxD data reverse circuit SP: Stop bit PAR: Parity bit Figure 1.19.3. Block diagram of UART2 transmit/receive unit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 116 Figure 1.19.4. Serial I/O-related registers (1) UARTi bit rate generator b0 Symbol Address When reset U0BRG 03A1 16 Indeterminate U1BRG 03A9 16 Indeterminate U2BRG 0379 16 Indeterminate Function Assuming that set value = n, BRGi divides the count source by n + 1 0016 to FF16 Values that can be set WR /LiteDiagLines/LiteDiagLines b7 b0 (b15) (b8) b7 b0 UARTi transmit buffer register Function Transmit data Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turn out to be indeterminate. Symbol Address When reset U0TB 03A3 16, 03A216 Indeterminate U1TB 03AB 16, 03AA16 Indeterminate U2TB 037B 16, 037A16 Indeterminate WR /LiteDiagLines/LiteDiagLines (b15) Symbol Address When reset U0RB 03A7 16, 03A616 Indeterminate U1RB 03AF 16, 03AE16 Indeterminate U2RB 037F 16, 037E16 Indeterminate b7 b0 (b8) b7 b0 UARTi receive buffer register Function (During UART mode) Function (During clock synchronous serial I/O mode) Bit nameBit symbol 0 : No framing error 1 : Framing error found 0 : No parity error 1 : Parity error found 0 : No error 1 : Error found Note 1: Bits 15 through 12 are set to “0” when the serial I/O mode select bit (bits 2 to 0 at addresses 03A016, 03A816 and 037816) are set to “0002” or the receive enable bit is set to “0”. (Bit 15 is set to “0” when bits 14 to 12 all are set to “0”.) Bits 14 and 13 are also set to “0” when the lower byte of the UARTi receive buffer register (addresses 03A6 16, 03AE16 and 037E16) is read out. Note 2: Arbitration lost detecting flag is allocated to U2RB and noting but “0” may be written. Nothing is assigned in bit 11 of U0RB and U1RB. These bits can neither be set or reset. When read, the value of this bit is “0”. Invalid Invalid Invalid OER FER PER SUM Overrun error flag (Note 1) Framing error flag (Note 1) Parity error flag (Note 1) Error sum flag (Note 1) 0 : No overrun error 1 : Overrun error found 0 : No overrun error 1 : Overrun error found Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. Receive data WR Receive data /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines ABT Arbitration lost detecting flag (Note 2) Invalid0 : Not detected 1 : Detected /LiteDiagLines/LiteDiagLines/LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 117 UARTi transmit/receive mode register Symbol Address When reset UiMR(i=0,1) 03A0 16, 03A816 0016 b7 b6 b5 b4 b3 b2 b1 b0 Bit nameBit symbol WR Must be fixed to 001 0 0 0 : Serial I/O invalid 0 1 0 : Inhibited 0 1 1 : Inhibited 1 1 1 : Inhibited b2 b1 b0 CKDIR SMD1 SMD0 Serial I/O mode select bit SMD2 Internal/external clock select bit STPS PRY PRYE SLEP Parity enable bit 0 : Internal clock 1 : External clock (Note) Stop bit length select bit Odd/even parity select bit Sleep select bit 0 : One stop bit 1 : Two stop bits 0 : Parity disabled 1 : Parity enabled 0 : Sleep mode deselected 1 : Sleep mode selected 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Inhibited 0 1 1 : Inhibited 1 1 1 : Inhibited b2 b1 b0 0 : Internal clock 1 : External clock (Note) Invalid Valid when bit 6 = “1” 0 : Odd parity 1 : Even parity Invalid Invalid Must always be “0” Function (During UART mode) Function (During clock synchronous serial I/O mode) UART2 transmit/receive mode register Symbol Address When reset U2MR 0378 16 0016 b7 b6 b5 b4 b3 b2 b1 b0 Bit nameBit symbol WR Must be fixed to 001 0 0 0 : Serial I/O invalid 0 1 0 : (Note 1) 0 1 1 : Inhibited 1 1 1 : Inhibited b2 b1 b0 CKDIR SMD1 SMD0 Serial I/O mode select bit SMD2 Internal/external clock select bit STPS PRY PRYE IOPOL Parity enable bit 0 : Internal clock 1 : External clock (Note 2) Stop bit length select bit Odd/even parity select bit TxD, RxD I/O polarity reverse bit 0 : One stop bit 1 : Two stop bits 0 : Parity disabled 1 : Parity enabled 0 : No reverse 1 : Reverse Usually set to “0” 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Inhibited 0 1 1 : Inhibited 1 1 1 : Inhibited b2 b1 b0 Invalid Valid when bit 6 = “1” 0 : Odd parity 1 : Even parity Invalid Invalid 0 : No reverse 1 : Reverse Usually set to “0” Function (During UART mode) Function (During clock synchronous serial I/O mode) /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Note 1: Bit 2 to bit 0 are set to “0102” when I2C mode is used. Note 2: Set the corresponding port direction register to “0”. Must always be fixed to “0” Note : Set the corresponding port direction register to “0”. Figure 1.19.5. Serial I/O-related registers (2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 118 UARTi transmit/receive control register 0 Symbol Address When reset UiC0(i=0,1) 03A4 16, 03AC16 0816 b7 b6 b5 b4 b3 b2 b1 b0 Function (During UART mode) WR Function (During clock synchronous serial I/O mode) TXEPT CLK1 CLK0 CRS CRD NCH CKPOL BRG count source select bit Transmit register empty flag 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge CLK polarity select bit CTS/RTS function select bit CTS/RTS disable bit Data output select bit 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited b1 b0 0 : LSB first 1 : MSB first 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P6 0 and P64 function as programmable I/O port) 0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel open-drain output UFORM Transfer format select bit 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited b1 b0 Valid when bit 4 = “0” 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) Valid when bit 4 = “0” 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0: TXDi pin is CMOS output 1: TXDi pin is N-channel open-drain output Must always be “0” Bit nameBit symbol Must always be “0” Note 1: Set the corresponding port direction register to “0”. Note 2: The settings of the corresponding port register and port direction register are invalid. 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P60 and P64 function as programmable I/O port) /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines UART2 transmit/receive control register 0 Symbol Address When reset U2C0 037C 16 0816 b7 b6 b5 b4 b3 b2 b1 b0 Function (During UART mode) WR Function (During clock synchronous serial I/O mode) TXEPT CLK1 CLK0 CRS CRD CKPOL BRG count source select bit Transmit register empty flag 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge CLK polarity select bit CTS/RTS function select bit CTS/RTS disable bit 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited b1 b0 0 : LSB first 1 : MSB first 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P7 3 functions programmable I/O port) 0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel open-drain output UFORM Transfer format select bit (Note 3) 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited b1 b0 Valid when bit 4 = “0” 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) Valid when bit 4 = “0” 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2) 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 0: TXDi pin is CMOS output 1: TXDi pin is N-channel open-drain output Must always be “0” Bit nameBit symbol Note 1: Set the corresponding port direction register to “0”. Note 2: The settings of the corresponding port register and port direction register are invalid. Note 3: Only clock synchronous serial I/O mode and 8-bit UART mode are valid. 0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P73 functions programmable I/O port) Nothing is assigned. In an attempt to write to this bit, write “0”. The value, if read, turns out to be “0”. 0 : LSB first 1 : MSB first /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Figure 1.19.6. Serial I/O-related registers (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 119 Figure 1.19.7. Serial I/O-related registers (4) UARTi transmit/receive control register 1 Symbol Address When reset UiC1(i=0,1) 03A5 16,03AD 16 0216 b7 b6 b5 b4 b3 b2 b1 b0 Bit nameBit symbol WRFunction (During UART mode) Function (During clock synchronous serial I/O mode) TE TI RE RI Transmit enable bit Receive enable bit Receive complete flag Transmit buffer empty flag 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in transmit buffer register 1 : No data present in transmit buffer register 0 : Reception disabled 1 : Reception enabled 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in transmit buffer register 1 : No data present in transmit buffer register 0 : Reception disabled 1 : Reception enabled 0 : No data present in receive buffer register 1 : Data present in receive buffer register 0 : No data present in receive buffer register 1 : Data present in receive buffer register Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”.UART2 transmit/receive control register 1 Symbol Address When reset U2C1 037D 16 0216 b7 b6 b5 b4 b3 b2 b1 b0 Bit nameBit symbol WRFunction (During UART mode) Function (During clock synchronous serial I/O mode) TE TI RE RI Transmit enable bit Receive enable bit Receive complete flag Transmit buffer empty flag 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in transmit buffer register 1 : No data present in transmit buffer register 0 : Reception disabled 1 : Reception enabled 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in transmit buffer register 1 : No data present in transmit buffer register 0 : Reception disabled 1 : Reception enabled 0 : No data present in receive buffer register 1 : Data present in receive buffer register 0 : No data present in receive buffer register 1 : Data present in receive buffer register U2IRS UART2 transmit interrupt cause select bit 0 : Transmit buffer empty (TI = 1) 1 : Transmit is completed (TXEPT = 1) 0 : Transmit buffer empty (TI = 1) 1 : Transmit is completed (TXEPT = 1) U2RRM UART2 continuous receive mode enable bit 0 : Continuous receive mode disabled 1 : Continuous receive mode enabled Invalid Data logic select bit 0 : No reverse 1 : Reverse 0 : No reverse 1 : Reverse U2LCH U2ERE Error signal output enable bit Must be fixed to “0” 0 : Output disabled 1 : Output enabled /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Serial I/O 120 Note: When using multiple pins to output the transfer clock, the following requirements must be met:

UART1 internal/external clock select bit (bit 3 at address 03A816) = “0”. UART transmit/receive control register 2 Symbol Address When reset UCON 03B0 16 X00000002 b7 b6 b5 b4 b3 b2 b1 b0 Bit name Bit symbol WRFunction (During UART mode) Function (During clock synchronous serial I/O mode) CLKMD0 CLKMD1 RCSP UART0 transmit interrupt cause select bit UART0 continuous receive mode enable bit 0 : Continuous receive mode disabled 1 : Continuous receive mode enable UART1 continuous receive mode enable bit CLK/CLKS select bit 0 UART1 transmit interrupt cause select bit 0 : Transmit buffer empty (Tl = 1) 1 : Transmission completed (TXEPT = 1) 0 : Transmit buffer empty (Tl = 1) 1 : Transmission completed (TXEPT = 1) 0 : Normal mode (CLK output is CLK1 only) 1 : Transfer clock output from multiple pins function selected 0 : Continuous receive mode disabled 1 : Continuous receive mode enabled Nothing is assigned. In an attempt to write to this bit, write “0”. The value, if read, turns out to be indeterminate. 0 : Transmit buffer empty (Tl = 1) 1 : Transmission completed (TXEPT = 1) 0 : Transmit buffer empty (Tl = 1) 1 : Transmission completed (TXEPT = 1) Must always be “0” U0IRS U1IRS U0RRM U1RRM 0 : CTS/RTS shared pin 1 : CTS/RTS separated 0 : CTS/RTS shared pin 1 : CTS/RTS separated Separate CTS/RTS bit Invalid Invalid Invalid CLK/CLKS select bit 1 (Note) Valid when bit 5 = “1” 0 : Clock output to CLK1 1 : Clock output to CLKS1 /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines UART2 special mode register Symbol Address When reset U2SMR 0377 16 0016 b7 b6 b5 b4 b3 b2 b1 b0 Bit name Bit symbol WRFunction (During UART mode) Function (During clock synchronous serial I/O mode) ABSCS ACSE SSS IIC mode selection bit Bus busy flag 0 : STOP condition detected 1 : START condition detected SCLL sync output enable bit Bus collision detect sampling clock select bit Arbitration lost detecting flag control bit 0 : Normal mode 1 : IIC mode 0 : Update per bit 1 : Update per byte IICM ABC BBS LSYN 0 : Ordinary 1 : Falling edge of RxD2 0 : Disabled 1 : Enabled Transmit start condition select bit Must always be “0” 0 : Rising edge of transfer clock 1 : Underflow signal of timer A0 Auto clear function select bit of transmit enable bit /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines 0 : No auto clear function 1 : Auto clear at occurrence of bus collision Must always be “0” Must always be “0” Must always be “0” Must always be “0” Must always be “0” Must always be “0” Note: Nothing but "0" may be written. (Note) /LiteDiagLines Reserved bit Always set to “0” Figure 1.19.8. Serial I/O-related registers (5)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode 121 (1) Clock synchronous serial I/O mode The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 1.19.2 UARTi transmit/receive mode register. Table 1.19.2. Specifications of clock synchronous serial I/O mode (1) Item Specification Transfer data format • Transfer data length: 8 bits Transfer clock • When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = “0”) : fi/ 2(n+1) (Note 1) fi = f1, f8, f32

When external clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = “1”) : Input from CLKi pin Transmission/reception control
CTS function/RTS function/CTS , RTS function chosen to be invalid Transmission start condition• To start transmission, the following requirements must be met: _ Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = “1” _ Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = “0” _ When CTS function selected, CTS input level = “L”
Furthermore, if external clock is selected, the following requirements must also be met: _ CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “0”: CLKi input level = “H” _ CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “1”: CLKi input level = “L” Reception start condition • To start reception, the following requirements must be met: _ Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = “1” _ Transmit enable bit (bit 0 at addresses 03A516, 03AD16, 037D16) = “1” _ Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = “0”
Furthermore, if external clock is selected, the following requirements must also be met: _ CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “0”: CLKi input level = “H” _ CLKi polarity select bit (bit 6 at addresses 03A416, 03AC16, 037C16) = “1”: CLKi input level = “L”
When transmitting _ Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at address 037D16) = “0”: Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed _ Transmit interrupt cause select bit (bits 0, 1 at address 03B016, bit 4 at address 037D16) = “1”: Interrupts requested when data transmission from UARTi transfer register is completed
When receiving _ Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed Error detection • Overrun error (Note 2) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out Interrupt request generation timing Note 1: “n” denotes the value 0016 to FF16 that is set to the UART bit rate generator. Note 2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to “1”.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode 122 Item Specification Select function • CLK polarity selection Whether transmit data is output/input at the rising edge or falling edge of the transfer clock can be selected

LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected
Continuous receive mode selection Reception is enabled simultaneously by a read from the receive buffer register
Transfer clock output from multiple pins selection (UART1) (Note) UART1 transfer clock can be chosen by software to be output from one of the two pins set
Separate CTS/RTS pins (UART0) (Note) UART0 CTS and RTS pins each can be assigned to separate pins
Switching serial data logic (UART2) Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected.
TxD, RxD I/O polarity reverse (UART2) This function is reversing TxD port output and RxD port input. All I/O data level is reversed. Table 1.19.4. Specifications of clock synchronous serial I/O mode (2) Note: The transfer clock output from multiple pins and the separate CTS/RTS pins functions cannot be selected simultaneously.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode 123 Figure 1.19.9. UARTi transmit/receive mode register in clock synchronous serial I/O mode Symbol Address When reset UiMR(i=0,1) 03A0 16, 03A816 0016 CKDIR UARTi transmit/receive mode registers Internal/external clock select bit STPS PRY PRYE SLEP 0 : Internal clock 1 : External clock (Note) Bit name FunctionBit symbol W R b7 b6 b5 b4 b3 b2 b1 b0 0 (Must always be “0” in clock synchronous serial I/O mode) 010 SMD0 SMD1 SMD2 Serial I/O mode select bit 0 0 1 : Clock synchronous serial I/O mode b2 b1 b0 Invalid in clock synchronous serial I/O mode Symbol Address When reset U2MR 0378 16 0016 CKDIR UART2 transmit/receive mode register Internal/external clock select bit STPS PRY PRYE IOPOL 0 : Internal clock 1 : External clock (Note 2) Bit name FunctionBit symbol W R b7 b6 b5 b4 b3 b2 b1 b0 010 SMD0 SMD1 SMD2 Serial I/O mode select bit0 0 1 : Clock synchronous serial I/O mode b2 b1 b0 Invalid in clock synchronous serial I/O mode TxD, RxD I/O polarity reverse bit (Note 1) 0 : No reverse 1 : Reverse Note 1: Usually set to “0”. Note 2: Set the corresponding port direction register to “0”. /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Note : Set the corresponding port direction register to “0”.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode 124 Table 1.19.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins and the separate CTS/ RTS pins functions are not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a “H”. (If the N-channel open-drain is selected, this pin is in floating state.) Table 1.19.4. Input/output pin functions in clock synchronous serial I/O mode Pin name Function Method of selection TxDi (P63, P67, P70) Serial data output Serial data input Transfer clock output Transfer clock input Programmable I/O port (Outputs dummy data when performing reception only) RxDi (P62, P66, P71) CLKi (P6 1, P65, P72) Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = “0” Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = “1” Port P61, P65 and P72 direction register (bits 1 and 5 at address 03EE16, bit 2 at address 03EF16) = “0” Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= “0” (Can be used as an input port when performing transmission only) CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) =“0” CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = “0” Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = “0” CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = “0” CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = “1” CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = “1” CTS input RTS output CTSi/RTSi (P6 0, P64, P73) (when transfer clock output from multiple pins and separate CTS/RTS pins functions are not selected)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock synchronous serial I/O mode 125 Figure 1.19.10. Typical transmit/receive timings in clock synchronous serial I/O mode

Example of transmit timing (when internal clock is selected) D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 Tc TCLK Stopped pulsing because transfer enable bit = “0” Data is set in UARTi transmit buffer register Tc = TCLK = 2(n + 1) / fi fi: frequency of BRGi count source (f1, f8, f32) n: value set to BRGi Transfer clock Transmit enable bit (TE) Transmit buffer empty flag (Tl) CLKi TxDi Transmit register empty flag (TXEPT) “H” “L” “0” “1” “0” “1” “0” “1” CTSi The above timing applies to the following settings:
Internal clock is selected.
CTS function is selected.
CLK polarity select bit = “0”.
Transmit interrupt cause select bit = “0”. Transmit interrupt request bit (IR) “0” “1” Stopped pulsing because CTS = “H” Transferred from UARTi transmit buffer register to UARTi transmit register Shown in ( ) are bit symbols. Cleared to “0” when interrupt request is accepted, or cleared by software 1 / fEXT Dummy data is set in UARTi transmit buffer register Transmit enable bit (TE) Transmit buffer empty flag (Tl) CLKi RxDi Receive complete flag (Rl) RTSi “H” “L” “0” “1” “0” “1” “0” “1” Receive enable bit (RE) “0” “1” Receive data is taken in Transferred from UARTi transmit buffer register to UARTi transmit register Read out from UARTi receive buffer register The above timing applies to the following settings:
External clock is selected.
RTS function is selected.
CLK polarity select bit = “0”. fEXT : frequency of external clock Transferred from UARTi receive register to UARTi receive buffer register Receive interrupt request bit (IR)“0” “1” D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7 D 0 D 1 D 2 D 3 D 4 D 5 Shown in ( ) are bit symbols. Meet the following conditions are met when the CLK input before data reception = “H”
Transmit enable bit “1”
Receive enable bit “1”
Dummy data write to UARTi transmit buffer register Cleared to “0” when interrupt request is accepted, or cleared by software
Example of receive timing (when external clock is selected)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode 128 Item Specification Transfer data format • Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected

Start bit: 1 bit
Parity bit: Odd, even, or nothing as selected
Stop bit: 1 bit or 2 bits as selected Transfer clock • When internal clock is selected (bit 3 at addresses 03A016, 03A816, 037816 = “0”) : fi/16(n+1) (Note 1) fi = f1, f8, f32
When external clock is selected (bit 3 at addresses 03A016, 03A816 =“1”) : fEXT /16(n+1) (Note 1) (Note 2) (Do not set external clock for UART2) Transmission/reception control
CTS function/RTS function/CTS, RTS function chosen to be invalid Transmission start condition• To start transmission, the following requirements must be met: - Transmit enable bit (bit 0 at addresses 03A5 16, 03AD16, 037D16) = “1” - Transmit buffer empty flag (bit 1 at addresses 03A516, 03AD16, 037D16) = “0” - When CTS function selected, CTS input level = “L” Reception start condition • To start reception, the following requirements must be met: - Receive enable bit (bit 2 at addresses 03A516, 03AD16, 037D16) = “1” - Start bit detection Interrupt request • When transmitting generation timing - Transmit interrupt cause select bits (bits 0,1 at address 03B016, bit4 at address 037D16) = “0”: Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed - Transmit interrupt cause select bits (bits 0, 1 at address 03B016, bit4 at address 037D16) = “1”: Interrupts requested when data transmission from UARTi transfer register is completed
When receiving - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed Error detection • Overrun error (Note 3) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out
Framing error This error occurs when the number of stop bits set is not detected
Parity error This error occurs when if parity is enabled, the number of 1’s in parity and character bits does not match the number of 1’s set
Error sum flag This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered (2) Clock asynchronous serial I/O (UART) mode The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer the UARTi transmit/receive mode register. Table 1.19.5. Specifications of UART Mode (1) Note 1: ‘n’ denotes the value 0016 to FF16 that is set to the UARTi bit rate generator. Note 2: fEXT is input from the CLKi pin. Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to “1”.

Clock asynchronous serial I/O (UART) mode Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 129 Table 1.19.6. Specifications of UART Mode (2) Item Specification Select function

Separate CTS/RTS pins (UART0) UART0 CTS and RTS pins each can be assigned to separate pins
Sleep mode selection (UART0, UART1) This mode is used to transfer data to and from one of multiple slave micro- computers
Serial data logic switch (UART2) This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed. XD, RXD I/O polarity switch This function is reversing TXD port output and RXD port input. All I/O data level is reversed.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode 130 Figure 1.19.15. UARTi transmit/receive mode register in UART mode Symbol Address When reset UiMR(i=0,1) 03A0 16, 03A816 0016 CKDIR UARTi transmit / receive mode registers Internal / external clock select bit STPS PRY PRYE SLEP 0 : Internal clock 1 : External clock (Note) Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 SMD0 SMD1 SMD2 Serial I/O mode select bit b2 b1 b0 0 : One stop bit 1 : Two stop bits 0 : Parity disabled 1 : Parity enabled 0 : Sleep mode deselected 1 : Sleep mode selected 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long Valid when bit 6 = “1” 0 : Odd parity 1 : Even parity Stop bit length select bit Odd / even parity select bit Parity enable bit Sleep select bit Symbol Address When reset U2MR 0378 16 0016 CKDIR UART2 transmit / receive mode register Internal / external clock select bit STPS PRY PRYE IOPOL Must always be fixed to “0” Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 SMD0 SMD1 SMD2 Serial I/O mode select bit b2 b1 b0 0 : One stop bit 1 : Two stop bits 0 : Parity disabled 1 : Parity enabled 0 : No reverse 1 : Reverse 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long 1 1 0 : Transfer data 9 bits long Valid when bit 6 = “1” 0 : Odd parity 1 : Even parity Stop bit length select bit Odd / even parity select bit Parity enable bit TxD, RxD I/O polarity reverse bit (Note) /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Note: Usually set to “0”. Note : Set the corresponding port direction register to “0”.

Clock asynchronous serial I/O (UART) mode Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 131 Table 1.19.7 lists the functions of the input/output pins during UART mode. This table shows the pin functions when the separate CTS/RTS pins function is not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a “H”. (If the N-channel open-drain is selected, this pin is in floating state.) Table 1.19.7. Input/output pin functions in UART mode Pin name Function Method of selection TxDi (P63, P67, P70) Serial data output Serial data input Programmable I/O port Transfer clock input Programmable I/O port RxDi (P62, P66, P71) CLKi (P6 1, P65, P72) Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = “0” Internal/external clock select bit (bit 3 at address 03A016, 03A816) = “1” Port P61, P65 direction register (bits 1 and 5 at address 03EE16) = “0” (Do not set external clock for UART2) Port P62, P66 and P71 direction register (bits 2 and 6 at address 03EE16, bit 1 at address 03EF16)= “0” (Can be used as an input port when performing transmission only) CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) =“0” CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = “0” Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE16, bit 3 at address 03EF16) = “0” CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = “0” CTS/RTS function select bit (bit 2 at address 03A416, 03AC16, 037C16) = “1” CTS/RTS disable bit (bit 4 at address 03A416, 03AC16, 037C16) = “1” CTS input RTS output CTSi/RTSi (P6 0, P64, P73) (when separate CTS/RTS pins function is not selected)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode 132 Transmit enable bit(TE) Transmit buffer empty flag(TI) Transmit register empty flag (TXEPT) Start bit Parity bit TxDi CTSi The above timing applies to the following settings :

Parity is enabled.
One stop bit.
CTS function is selected.
Transmit interrupt cause select bit = “1”. “1” “0” “1” “L” “H” “0” “1” Tc = 16 (n + 1) / fi or 16 (n + 1) / fEXT fi : frequency of BRGi count source (f1, f8, f32) fEXT : frequency of BRGi count source (external clock) n : value set to BRGi Transmit interrupt request bit (IR) “0” “1” Cleared to “0” when interrupt request is accepted, or cleared by software Transmit enable bit(TE) Transmit buffer empty flag(TI) TxDi Transmit register empty flag (TXEPT) “0” “1” “0” “1” “0” “1” The above timing applies to the following settings :
Parity is disabled.
Two stop bits.
CTS function is disabled.
Transmit interrupt cause select bit = “0”. Transfer clock Tc Tc = 16 (n + 1) / fi or 16 (n + 1) / fEXT fi : frequency of BRGi count source (f1, f8, f32) fEXT : frequency of BRGi count source (external clock) n : value set to BRGi Transmit interrupt request bit (IR) “0” “1” Shown in ( ) are bit symbols. Shown in ( ) are bit symbols. Tc Transfer clock D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7SP ST P SP D 0 D 1ST Stopped pulsing because transmit enable bit = “0”Stop bit Transferred from UARTi transmit buffer register to UARTi transmit register Start bit The transfer clock stops momentarily as CTS is “H” when the stop bit is checked. The transfer clock starts as the transfer starts immediately CTS changes to “L”. Data is set in UARTi transmit buffer register D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST SPD 8 D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST D 8 D 0 D 1STSP SP Transferred from UARTi transmit buffer register to UARTi transmit register Stop bit Stop bit Data is set in UARTi transmit buffer register.“0” SP Cleared to “0” when interrupt request is accepted, or cleared by software
Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)
Example of transmit timing when transfer data is 9 bits long (parity disabled, two stop bits) Figure 1.19.16. Typical transmit timings in UART mode(UART0,UART1)

Clock asynchronous serial I/O (UART) mode Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 133 Figure 1.19.17. Typical transmit timings in UART mode(UART2) D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P Start bit Parity bit Cleared to “0” when interrupt request is accepted, or cleared by software D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P Tc SP Stop bit Data is set in UART2 transmit buffer register Transferred from UART2 transmit buffer register to UARTi transmit register SP Transmit enable bit(TE) Transmit buffer empty flag(TI) Transmit register empty flag (TXEPT) “0” “1” “0” “1” “0” “1” Transmit interrupt request bit (IR) “0” “1” Transfer clock TxD 2 The above timing applies to the following settings :

Parity is enabled.
One stop bit.
Transmit interrupt cause select bit = “1”. Tc = 16 (n + 1) / fi fi : frequency of BRG2 count source (f 1, f8, f32) n : value set to BRG2 Shown in ( ) are bit symbols. Note Note: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.
Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock asynchronous serial I/O (UART) mode 136 Item Specification Transfer data format • Transfer data 8-bit UART mode (bit 2 through bit 0 of address 037816 = “1012”)

One stop bit (bit 4 of address 037816 = “0”)
With the direct format chosen Set parity to “even” (bit 5 and bit 6 of address 037816 = “1” and “1” respectively) Set data logic to “direct” (bit 6 of address 037D16 = “0”). Set transfer format to LSB (bit 7 of address 037C16 = “0”).
With the inverse format chosen Set parity to “odd” (bit 5 and bit 6 of address 037816 = “0” and “1” respectively) Set data logic to “inverse” (bit 6 of address 037D16 = “1”) Set transfer format to MSB (bit 7 of address 037C16 = “1”) Transfer clock • With the internal clock chosen (bit 3 of address 037816 = “0”) : fi / 16 (n + 1) (Note 1) : fi=f1, f8, f32 (Do not set external clock) Transmission / reception control
Disable the CTS and RTS function (bit 4 of address 037C16 = “1”) Other settings • The sleep mode select function is not available for UART2
Set transmission interrupt factor to “transmission completed” (bit 4 of address 037D16 = “1”) Transmission start condition• To start transmission, the following requirements must be met: - Transmit enable bit (bit 0 of address 037D16) = “1” - Transmit buffer empty flag (bit 1 of address 037D16) = “0” R eception start condition• To start reception, the following requirements must be met: - Reception enable bit (bit 2 of address 037D16) = “1” - Detection of a start bit
When transmitting When data transmission from the UART2 transfer register is completed (bit 4 of address 037D 16 = “1”)
When receiving When data transfer from the UART2 receive register to the UART2 receive buffer register is completed Error detection • Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 2)
Framing error (see the specifications of clock-asynchronous serial I/O)
Parity error (see the specifications of clock-asynchronous serial I/O) - On the reception side, an “L” level is output from the TXD 2 pin by use of the parity error signal output function (bit 7 of address 037D16 = “1”) when a parity error is detected - On the transmission side, a parity error is detected by the level of input to the RXD 2 pin when a transmission interrupt occurs
The error sum flag (see the specifications of clock-asynchronous serial I/O) (3) Clock-asynchronous serial I/O mode (used for the SIM interface) The SIM interface is used for connecting the microcomputer with a memory card or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 1.19.8 shows the specifications of clock-asynchronous serial I/O mode (used for the SIM interface). Interrupt request generation timing Note 1: ‘n’ denotes the value 00 16 to FF16 that is set to the UARTi bit rate generator. Note 2: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to “1”. Table 1.19.8. Specifications of clock-asynchronous serial I/O mode (used for the SIM interface)

Clock asynchronous serial I/O (UART) mode Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 137 Figure 1.19.22. Typical transmit/receive timing in UART mode (used for the SIM interface) Transmit enable bit(TE) Transmit buffer empty flag(TI) Transmit register empty flag (TXEPT) D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P Start bit Parity bit The above timing applies to the following settings :

Parity is enabled.
One stop bit.
Transmit interrupt cause select bit = “1”. “0” “1” “0” “1” “0” “1” Tc = 16 (n + 1) / fi fi : frequency of BRG2 count source (f1, f8, f32) n : value set to BRG2 Transmit interrupt request bit (IR) “0” “1” D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P Shown in ( ) are bit symbols. Tc Transfer clock SP Stop bit Data is set in UART2 transmit buffer register SP A “L” level returns from TxD2 due to the occurrence of a parity error. The level is detected by the interrupt routine. The level is detected by the interrupt routine. Receive enable bit (RE) Receive complete flag (RI) D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P Start bit Parity bit RxD 2 The above timing applies to the following settings :
Parity is enabled.
One stop bit.
Transmit interrupt cause select bit = “0”. “0” “1” “0” “1” Tc = 16 (n + 1) / fi fi : frequency of BRG2 count source (f1, f8, f32) n : value set to BRG2 Receive interrupt request bit (IR) “0” “1” D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P SP Shown in ( ) are bit symbols. Tc Transfer clock SP Stop bit A “L” level returns from TxD2 due to the occurrence of a parity error. TxD 2 Read to receive buffer Read to receive buffer D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST PSignal conductor level (Note) D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P SPSP D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7ST P SPSP TxD 2 RxD 2 Signal conductor level (Note 2) Note: Equal in waveform because TxD2 and RxD2 are connected. Transferred from UART2 transmit buffer register to UART2 transmit register Cleared to “0” when interrupt request is accepted, or cleared by software Cleared to “0” when interrupt request is accepted, or cleared by software Note 1: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing. Note 2: Equal in waveform because TxD2 and RxD2 are connected. Note 1

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UART2 Special Mode Register 142 The acknowledgment non-detection interrupt refers to the interrupt that occurs when the SDA terminal level is detected still staying “H” at the rising edge of the 9th transmission clock. The acknowledgment detection interrupt refers to the interrupt that occurs when SDA terminal’s level is detected already went to “L” at the 9th transmission clock. Also, assigning 1 1 0 1 (UART2 reception) to the DMA1 request factor select bits provides the means to start up the DMA transfer by the effect of acknowledgment detection. Bit 1 of the UART2 special mode register (0377 16) is used as the arbitration loss detecting flag control bit. Arbitration means the act of detecting the nonconformity between transmission data and SDA terminal data at the timing of the SCL rising edge. This detecting flag is located at bit 3 of the UART2 reception buffer register (037F 16), and “1” is set in this flag when nonconformity is detected. Use the arbitration lost detecting flag control bit to choose which way to use to update the flag, bit by bit or byte by byte. When setting this bit to “1” and updated the flag byte by byte if nonconformity is detected, the arbitration lost detecting flag is set to “1” at the falling edge of the 9th transmission clock. If update the flag byte by byte, must judge and clear (“0”) the arbitration lost detecting flag after complet- ing the first byte acknowledge detect and before starting the next one byte transmission. Bit 3 of the UART2 special mode register is used as SCL- and L-synchronous output enable bit. Setting this bit to “1” goes the P7 1 data register to “0” in synchronization with the SCL terminal level going to “L”.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UART2 Special Mode Register 143 1. Bus collision detect sampling clock select bit (Bit 4 of the UART2 special mode register) 0: Rising edges of the transfer clock CLK Timer A0 1: Timer A0 overflow 2. Auto clear function select bit of transmt enable bit (Bit 5 of the UART2 special mode register) CLK TxD/RxD Bus collision detect interrupt request bit Transmit enable bit 3. Transmit start condition select bit (Bit 6 of the UART2 special mode register) CLK TxD Enabling transmission CLK TxD RxD With "1: falling edge of RxD2" selected 0: In normal state TxD/RxD Figure 1.19.28. Some other functions added Some other functions added are explained here. Figure 1.19.28 shows their workings. Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The bus collision detect interrupt occurs when the RxD 2 level and TxD2 level do not match, but the nonconfor- mity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to “0”. If this bit is set to “1”, the nonconformity is detected at the timing of the overflow of timer A0 rather than at the rising edge of the transfer clock. Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable bit. Setting this bit to “1” automatically resets the transmit enable bit to “0” when “1” is set in the bus collision detect interrupt request bit (nonconformity). Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit to “1” starts the TxD transmission in synchronization with the falling edge of the RxD terminal.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UART2 Special Mode Register 2 144 UART2 Special Mode Register 2 UART2 special mode register 2 (address 037616) is used to further control UART2 in I2C mode. Figure 1.19.29 shows the UART2 special mode register 2. UART2 special mode register 2 Symbol Address When reset U2SMR2 0376 16 0016 b7 b6 b5 b4 b3 b2 b1 b0 Bit nameBit symbol WRFunction STAC SWC2 SDHI I C mode selection bit 2 SCL wait output bit 0 : Disabled 1 : Enabled SDA output stop bit UART2 initialization bit Clock-synchronous bit Refer to Table 1.19.10 0 : Disabled 1 : Enabled IICM2 CSC SWC ASL 0 : Disabled 1 : Enabled SDA output disable bit SCL wait output bit 2 /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines 0: Enabled 1: Disabled (high impedance) 0 : Disabled 1 : Enabled 0: UART2 clock 1: 0 output SHTC Start/stop condition control bit Set this bit to "1" in I2C mode (refer to Table 1.19.11) /LiteDiagLines/LiteDiagLines /LiteDiagLines Figure 1.19.29. UART2 special mode register 2

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UART2 Special Mode Register 2 145 Bit 0 of the UART2 special mode register 2 (address 037616) is used as the I2C mode selection bit 2. Table 1.19.10 shows the types of control to be changed by I2C mode selection bit 2 when the I2C mode selection bit is set to “1”. Table 1.19.11 shows the timing characteristics of detecting the start condition and the stop condition. Set the start/stop condition control bit (bit 7 of UART2 special mode register 2) to “1” in I 2C mode. Function IICM2 = 1IICM2 = 0 Factor of interrupt number 15 No acknowledgment detection (NACK)UART2 transmission (the rising edge of the final bit of the clock) Factor of interrupt number 16 Acknowledgment detection (ACK) UART2 reception (the falling edge of the final bit of the clock) DMA1 factor at the time when 1 1 0 1 is assigned to the DMA request factor selection bits Acknowledgment detection (ACK) UART2 reception (the falling edge of the final bit of the clock) Timing for transferring data from the UART2 reception shift register to the reception buffer. The rising edge of the final bit of the reception clock The falling edge of the final bit of the reception clock Timing for generating a UART2 reception/ACK interrupt request The rising edge of the final bit of the reception clock The falling edge of the final bit of the reception clock 3 to 6 cycles < duration for setting-up (Note2) 3 to 6 cycles < duration for holding (Note2) Note 1 : When the start/stop condition count bit is "1" . Note 2 : "cycles" is in terms of the input oscillation frequency f(XIN) of the main clock. Duration for setting up Duration for holding SCL SDA (Start condition) SDA (Stop condition) Table 1.19.10. Functions changed by I2C mode selection bit 2 Table 1.19.11. Timing characteristics of detecting the start condition and the stop condition (Note1)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UART2 Special Mode Register 2 146 IICM=1 and IICM2=0 IICM=1 and IICM2=0 IICM=0 or IICM2=1 IICM=0 or IICM2=1 To DMA0, DMA1 To DMA0 I/0 Noize Filter P71/RXD 2/SCL Reception register CLK control UART2 Noize Filter UART2 P72/CLK2 D T Q D T Q UART2 UART2 R IICM=1 IICM=0 IICM=0 IICM=1 IICM=1 IICM=0 S R Q R S SWC Falling of 9th pulse SWC2 Start condition detection Stop condition detection Falling edge detection L-synchronous output enabling bit Data register Selector Internal clock External clock Selector I/0 Timer Port reading Bus busy UART2 transmission/ NACK interrupt request UART2 reception/ACK interrupt request DMA1 request NACK ACK IICM=1 IICM=0 * With IICM set to 1, the port terminal is to be readable even if 1 is assigned to P71 of the direction register. Bus collision detection 9th pulse Bus collision/start, stop condition detection interrupt request I/0 delay Noize Filter UART2 P70/TXD2/SDA D T Q UART2 IICM=1 IICM=0 ALSSDHI Selector Timer Arbitration Transmission register Functions available in I2C mode are shown in Figure 1.19.30 — a functional block diagram. Bit 3 of the UART2 special mode register 2 (address 037616) is used as the SDA output stop bit. Setting this bit to "1" causes an arbitration loss to occur, and the SDA pin turns to high-impedance state the instant when the arbitration loss detection flag is set to "1". Bit 1 of the UART2 special mode register 2 (address 0376 16) is used as the clock synchronization bit. With this bit set to "1" at the time when the internal SCL is set to "H", the internal SCL turns to "L" if the falling edge is found in the SCL pin; and the baud rate generator reloads the set value, and start counting within the "L" interval. When the internal SCL changes from "L" to "H" with the SCL pin set to "L", stops counting the baud rate generator, and starts counting it again when the SCL pin turns to "H". Due to this function, the UART2 transmission-reception clock becomes the logical product of the signal flowing through the internal SCL and that flowing through the SCL pin. This function operates over the period from the moment earlier by a half cycle than falling edge of the UART2 first clock to the rising edge of the ninth bit. To use this function, choose the internal clock for the transfer clock. Bit 2 of the UART2 special mode register 2 (0376 16) is used as the SCL wait output bit. Setting this bit to "1" causes the SCL pin to be fixed to "L" at the falling edge of the ninth bit of the clock. Setting this bit to "0" frees the output fixed to "L". Figure 1.19.30. Functional block diagram for I 2C mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UART2 Special Mode Register 2 147 Bit 4 of the UART2 special mode register 2 (address 037616) is used as the UART2 initialization bit. Setting this bit to "1", and when the start condition is detected, the microcomputer operates as follows. (1) The transmission shift register is initialized, and the content of the transmission register is transferred to the transmission shift register. This starts transmission by dealing with the clock entered next as the first bit. The UART2 output value, however, doesn’t change until the first bit data is output after the entrance of the clock, and remains unchanged from the value at the moment when the microcomputer detected the start condition. (2) The reception shift register is initialized, and the microcomputer starts reception by dealing with the clock entered next as the first bit. (3) The SCL wait output bit turns to "1". This turns the SCL pin to "L" at the falling edge of the ninth bit of the clock. Starting to transmit/receive signals to/from UART2 using this function doesn’t change the value of the transmission buffer empty flag. To use this function, choose the external clock for the transfer clock. Bit 5 of the UART2 special mode register 2 (0376 16) is used as the SCL pin wait output bit 2. Setting this bit to "1" with the serial I/O specified allows the user to forcibly output an "L" from the SCL pin even if UART2 is in operation. Setting this bit to "0" frees the "L" output from the SCL pin, and the UART2 clock is input/output. Bit 6 of the UART2 special mode register 2 (0376 16) is used as the SDA output disable bit. Setting this bit to "1" forces the SDA pin to turn to the high-impedance state. Refrain from changing the value of this bit at the rising edge of the UART2 transfer clock. There can be instances in which arbitration lost detection flag is turned on.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER S I/O3, 4 149 SI/Oi bit rate generator b7 b0 Symbol Address When reset S3BRG 0363 16 Indeterminate S4BRG 0367 16 Indeterminate Indeterminate Assuming that set value = n, BRGi divides the count source by n + 1 0016 to FF16 Values that can be setWR SI/Oi transmit/receive register b7 b0 Symbol Address When reset S3TRR 0360 16 Indeterminate S4TRR 0364 16 Indeterminate Indeterminate Transmission/reception starts by writing data to this register. After transmission/reception finishes, reception data is input. WR S I/Oi control register (i = 3, 4) (Note 1) Symbol Address When reset SiC 0362 16, 036616 4016 b7 b6 b5 b4 b3 b2 b1 b0 WRDescription SMi5 SMi1 SMi0 SMi3 SMi6 SMi7 Internal synchronous clock select bit Transfer direction select bit S I/Oi port select bit (Note 2) SOUT i initial value set bit 0 0 : Selecting f1 0 1 : Selecting f8 1 0 : Selecting f32 1 1 : Not to be used b1 b0 0 : External clock 1 : Internal clock Effective when SMi3 = 0 0 : L output 1 : H output 0 : Input-output port 1 : S OUT i output, CLK function Bit nameBit symbol Synchronous clock select bit (Note 2) 0 : LSB first 1 : MSB first SMi2 S OUT i output disable bit 0 : SOUT i output 1 : SOUT i output disable(high impedance) Note 1: Set “1” in bit 2 of the protection register (000A16) in advance to write to the S I/Oi control register (i = 3, 4). Note 2: When using the port as an input/output port by setting the SI/Oi port select bit (i = 3, 4) to “0”, be sure to set the sync clock select bit to “1”. Nothing is assigned. In an attempt to write to this bit, write “0”. The value, if read, turns out to be “0”. Figure 1.19.32. S I/O3, 4 related register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER S I/O3, 4 150 Table 1.19.12. Specifications of S I/O3, 4 Note 1: n is a value from 0016 through FF16 set in the S I/Oi transfer rate register (i = 3, 4). Note 2: With the external clock selected:

Before data can be written to the SI/Oi transmit/receive register (addresses 036016, 036416), the CLKi pin input must be in the high state. Also, before rewriting the SI/Oi Control Register (addresses 0362 16, 036616)’s bit 7 (SOUTi initial value set bit), make sure the CLKi pin input is held high.
The S I/Oi circuit keeps on with the shift operation as long as the synchronous clock is entered in it, so stop the synchronous clock at the instant when it counts to eight. The internal clock, if selected, automatically stops. Note 3: If the internal clock is used for the synchronous clock, the transfer clock signal stops at the “H” state. Item Transfer data format Transfer clock Conditions for transmission/ reception start Interrupt request generation timing Select function Precaution Specifications
Transfer data length: 8 bits
With the internal clock selected (bit 6 of 0362 f8/2(ni+1), f32/2(ni+1) (Note 1)
With the external clock selected (bit 6 of 036216, 036616 = 0):Input from the CLKi terminal (Note 2)
To start transmit/reception, the following requirements must be met: - Select the synchronous clock (use bit 6 of 036216, 036616). Select a frequency dividing ratio if the internal clock has been selected (use bits 0 and 1 of 036216, 036616). - SOUT i initial value set bit (use bit 7 of 036216, 036616)= 1. - S I/Oi port select bit (bit 3 of 036216, 036616) = 1. - Select the transfer direction (use bit 5 of 036216, 036616) -Write transfer data to SI/Oi transmit/receive register (036016, 036416)
To use S I/Oi interrupts, the following requirements must be met: - Clear the SI/Oi interrupt request bit before writing transfer data to the SI/Oi transmit/receive register (bit 3 of 004916, 004816) = 0.
Rising edge of the last transfer clock. (Note 3)
LSB first or MSB first selection Whether transmission/reception begins with bit 0 (LSB) or bit 7 (MSB) can be selected.
Function for setting an S OUTi initial value selection When using an external clock for the transfer clock, the user can choose the S OUTi pin output level during a non-transfer time. For details on how to set, see Figure 1.19.33.
Unlike UART0–2, SI/Oi (i = 3, 4) is not divided for transfer register and buffer. Therefore, do not write the next transfer data to the SI/Oi transmit/receive register (addresses 0360 16, 036416) during a transfer. When the internal clock is selected for the transfer clock, SOUTi holds the last data for a 1/2 transfer clock period after it finished transferring and then goes to a high-impedance state. However, if the transfer data is written to the SI/Oi transmit/receive register (addresses 0360 16, 036416) during this time, SOUTi is placed in the high-impedance state immediately upon writing and the data hold time is thereby reduced.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 152 Item Performance Method of A-D conversion Successive approximation (capacitive coupling amplifier) Analog input voltage (Note 1)0V to AVCC (VCC ) Operating clock φAD (Note 2)VCC = 5V f AD /divide-by-2 of fAD /divide-by-4 of fAD , fAD =f(XIN) VCC = 3V divide-by-2 of fAD /divide-by-4 of fAD , fAD =f(XIN) Resolution 8-bit or 10-bit (selectable) Absolute precision V CC = 5V • Without sample and hold function ±3LSB

With sample and hold function (8-bit resolution) ±2LSB
With sample and hold function (10-bit resolution) AN 0 to AN7 input : ±3LSB ANEX0 and ANEX1 input (including mode in which external operation amp is connected) : ±7LSB V CC = 3V • Without sample and hold function (8-bit resolution) ±2LSB Operating modes One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1 Analog input pins 8pins (AN 0 to AN7) + 2pins (ANEX0 and ANEX1) A-D conversion start condition• Software trigger A-D conversion starts when the A-D conversion start flag changes to “1”
External trigger (can be retriggered) A-D conversion starts when the A-D conversion start flag is “1” and the AD TRG /P97 input changes from “H” to “L” Conversion speed per pin • Without sample and hold function 8-bit resolution: 49 φAD cycles, 10-bit resolution: 59 φAD cycles
With sample and hold function 8-bit resolution: 28 φAD cycles, 10-bit resolution: 33 φAD cycles A-D Converter The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107, P95, and P96 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF ) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF , reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF . The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses. Note 1: Does not depend on use of sample and hold function. Note 2: Divide the frequency if f(XIN) exceeds 10MHZ, and make φAD frequency equal to 10MHZ. Without sample and hold function, set the φAD frequency to 250kHZ min. With the sample and hold function, set the φAD frequency to 1MHZ min. Table 1.20.1. Performance of A-D converter

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 153 Figure 1.20.1. Block diagram of A-D converter φAD fAD A-D conversion rate selection (03C116, 03C016) (03C316, 03C216) (03C516, 03C416) (03C716, 03C616) (03C916, 03C816) (03CB16, 03CA16) (03CD16, 03CC16) (03CF16, 03CE16) CKS1=1 CKS0=0 0 0 : Normal operation 0 1 : ANEX0 1 0 : ANEX1 1 1 : External op-amp mode A-D register 0(16) A-D register 1(16) A-D register 2(16) A-D register 3(16) A-D register 4(16) A-D register 5(16) A-D register 6(16) A-D register 7(16) Resistor ladder ANEX1 ANEX0 Successive conversion register OPA1,OPA0=0,1 OPA0=1 OPA1=1 OPA1,OPA0=1,1 AN 0 AN 1 AN 2 AN 3 AN 5 AN 6 AN 7 A-D control register 0 (address 03D616) A-D control register 1 (address 03D716) Vref VIN Data bus high-order Data bus low-order V REF AN 4 OPA1,OPA0=0,0 VCUT=0 AV SS VCUT=1 CKS0=1 CKS1=0 CH2,CH1,CH0=000 CH2,CH1,CH0=001 CH2,CH1,CH0=010 CH2,CH1,CH0=011 CH2,CH1,CH0=100 CH2,CH1,CH0=101 CH2,CH1,CH0=110 CH2,CH1,CH0=111 Decoder Comparator OPA1, OPA0 Addresses

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 154 Figure 1.20.2. A-D converter-related registers (1) A-D control register 0 (Note 1) Symbol Address When reset ADCON0 03D6 16 00000XXX 2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit0 0 0 : AN0 is selected 0 0 1 : AN1 is selected 0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected 1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected (Note 2) CH0 Bit symbol Bit name Function CH1 CH2 A-D operation mode select bit 0 0 0 : One-shot mode 0 1 : Repeat mode 1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 Repeat sweep mode 1 (Note 2) MD0 MD1 Trigger select bit 0 : Software trigger 1 : ADTRG triggerTRG ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit 0 0 : fAD /4 is selected 1 : fAD /2 is selectedCKS0 WR A-D control register 1 (Note) Symbol Address When reset ADCON1 03D7 16 0016 Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin select bit SCAN0 SCAN1 MD2 BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode VCUT OPA0 Vref connect bit OPA1 A-D operation mode select bit 1 0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1 0 : Vref not connected 1 : Vref connected External op-amp connection mode bit WR b2 b1 b0 b4 b3 When single sweep and repeat sweep mode 0 are selected 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) b1 b0 When repeat sweep mode 1 is selected 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins) b1 b0 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A-D converted 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode b7 b6 Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: When changing A-D operation mode, set analog input pin again. Frequency select bit 1 0 : fAD /2 or fAD /4 is selected 1 : fAD is selectedCKS1 Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 155 Figure 1.20.3. A-D converter-related registers (2) A-D control register 2 (Note) Symbol Address When reset ADCON2 03D4 16 0000XXX0 2 b7 b6 b5 b4 b3 b2 b1 b0 A-D conversion method select bit 0 : Without sample and hold 1 : With sample and hold Bit symbol Bit name Function R W Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. A-D register i Symbol Address When reset ADi(i=0 to 7) 03C0 16 to 03CF16 Indeterminate Eight low-order bits of A-D conversion result Function R W (b15) b7b7 b0 b0 (b8)

During 10-bit mode Two high-order bits of A-D conversion result Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”.
During 8-bit mode When read, the content is indeterminate /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines SMP Reserved bit Always set to “0” /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines 000

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 156 (1) One-shot mode In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conver- ter in one-shot mode. Table 1.20.2. One-shot mode specifications Figure 1.20.4. A-D conversion register in one-shot mode A-D control register 0 (Note 1) Symbol Address When reset ADCON0 03D6 16 00000XXX 2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit Bit symbol Bit name Function CH1 CH2 A-D operation mode select bit 0 MD0 MD1 Trigger select bit 0 : Software trigger 1 : ADTRG triggerTRG ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit 00: fAD /4 is selected 1: fAD /2 is selected CKS0 WR A-D control register 1 (Note) Symbol Address When reset ADCON1 03D7 16 0016 Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin select bitSCAN0 SCAN1 MD2 BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode VCUT OPA0 Vref connect bit OPA1 A-D operation mode select bit 1 0 : Any mode other than repeat sweep mode 1 1 : Vref connected External op-amp connection mode bit 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A-D converted 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode WR Invalid in one-shot mode 0 0 0 : AN0 is selected 0 0 1 : AN1 is selected 0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected 1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected (Note 2) b2 b1 b0 0 0 : One-shot mode (Note 2) b4 b3 CH0 b7 b6 Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: When changing A-D operation mode, set analog input pin again. Frequency select bit10 : fAD /2 or fAD /4 is selected 1 : fAD is selectedCKS1 Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines Item Specification Function The pin selected by the analog input pin select bit is used for one A-D conversion Start condition Writing “1” to A-D conversion start flag Stop condition •End of A-D conversion (A-D conversion start flag changes to “0”, except when external trigger is selected)

Writing “0” to A-D conversion start flag Interrupt request generation timingEnd of A-D conversion Input pin One of AN 0 to AN7, as selected Reading of result of A-D converterRead A-D register corresponding to selected pin

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 157 (2) Repeat mode In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. repeat mode. A-D control register 0 (Note 1) Symbol Address When reset ADCON0 03D6 16 00000XXX 2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bitCH0 Bit symbol Bit name Function CH1 CH2 A-D operation mode select bit 0 MD0 MD1 Trigger select bit 0 : Software trigger 1 : ADTRG triggerTRG ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit 0 0 : fAD /4 is selected 1 : fAD /2 is selectedCKS0 WR A-D control register 1 (Note) Symbol Address When reset ADCON1 03D7 16 0016 Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin select bit SCAN0 SCAN1 MD2 BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode VCUT OPA0 Vref connect bit OPA1 A-D operation mode select bit 1 1 : Vref connected External op-amp connection mode bit WR Invalid in repeat mode 0 0 0 : AN0 is selected 0 0 1 : AN1 is selected 0 1 0 : AN2 is selected 0 1 1 : AN3 is selected 1 0 0 : AN4 is selected 1 0 1 : AN5 is selected 1 1 0 : AN6 is selected 1 1 1 : AN7 is selected (Note 2) b2 b1 b0 0 1 : Repeat mode (Note 2) b4 b3 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A-D converted 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode b7 b6 Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: When changing A-D operation mode, set analog input pin again. Frequency select bit 10 : fAD /2 or fAD /4 is selected 1 : fAD is selectedCKS1 0 : Any mode other than repeat sweep mode 1 Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines Figure 1.20.5. A-D conversion register in repeat mode Item Specification Function The pin selected by the analog input pin select bit is used for repeated A-D conversion Star condition Writing “1” to A-D conversion start flag Stop condition Writing “0” to A-D conversion start flag Interrupt request generation timingNone generated Input pin One of AN 0 to AN7, as selected Reading of result of A-D converterRead A-D register corresponding to selected pin Table 1.20.3. Repeat mode specifications

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 158 (3) Single sweep mode In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D control register in single sweep mode. Table 1.20.4. Single sweep mode specifications Figure 1.20.6. A-D conversion register in single sweep mode A-D control register 0 (Note) Symbol Address When reset ADCON0 03D6 16 00000XXX 2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit CH0 Bit symbol Bit name Function CH1 CH2 A-D operation mode select bit 0 1 0 : Single sweep modeMD0 MD1 Trigger select bit 0 : Software trigger 1 : ADTRG trigger TRG ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit 0 0 : fAD /4 is selected 1 : fAD /2 is selected CKS0 WR A-D control register 1 (Note 1) Symbol Address When reset ADCON1 03D7 16 0016 Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin select bitSCAN0 SCAN1 MD2 BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode VCUT OPA0 Vref connect bit 0 : Any mode other than repeat sweep mode 1 OPA1 A-D operation mode select bit 1 1 : Vref connected External op-amp connection mode bit (Note 2) WR 1 0 Invalid in single sweep mode Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: Neither ‘01’ nor ‘10’ can be selected with the external op-amp connection mode bit. b4 b3 When single sweep and repeat sweep mode 0 are selected 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) b1 b0 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A-D converted 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode b7 b6 Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Frequency select bit 10 : fAD /2 or fAD /4 is selected 1 : fAD is selectedCKS1 /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines Item Specification Function The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion Start condition Writing “1” to A-D converter start flag Stop condition • End of A-D conversion (A-D conversion start flag changes to “0”, except when external trigger is selected)

Writing “0” to A-D conversion start flag Interrupt request generation timingEnd of A-D conversion Input pin AN 0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins) Reading of result of A-D converterRead A-D register corresponding to selected pin

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 159 (4) Repeat sweep mode 0 In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D control register in repeat sweep mode 0. Figure 1.20.7. A-D conversion register in repeat sweep mode 0 A-D control register 0 (Note) Symbol Address When reset ADCON0 03D6 16 00000XXX 2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit CH0 Bit symbol Bit name Function CH1 CH2 A-D operation mode select bit 0 1 1 : Repeat sweep mode 0MD0 MD1 Trigger select bit 0 : Software trigger 1 : ADTRG trigger TRG ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit 0 0 : fAD /4 is selected 1 : fAD /2 is selectedCKS0 WR A-D control register 1 (Note 1) Symbol Address When reset ADCON1 03D7 16 0016 Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin select bitSCAN0 SCAN1 MD2 BITS 8/10-bit mode select bit0 : 8-bit mode 1 : 10-bit mode VCUT OPA0 Vref connect bit 0 : Any mode other than repeat sweep mode 1 OPA1 A-D operation mode select bit 1 1 : Vref connected External op-amp connection mode bit (Note 2) WR 1 1 Invalid in repeat sweep mode 0 Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: Neither “01” nor “10” can be selected with the external op-amp connection mode bit. b4 b3 When single sweep and repeat sweep mode 0 are selected 0 0 : AN0, AN1 (2 pins) 0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins) b1 b0 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A-D converted 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode b7 b6 Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Frequency select bit 10 : fAD /2 or fAD /4 is selected 1 : fAD is selectedCKS1 /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines Item Specification Function The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion Start condition Writing “1” to A-D conversion start flag Stop condition Writing “0” to A-D conversion start flag Interrupt request generation timingNone generated Input pin AN 0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins) Reading of result of A-D converterRead A-D register corresponding to selected pin (at any time) Table 1.20.5. Repeat sweep mode 0 specifications

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 160 Item Specification Function All pins perform repeat sweep A-D conversion, with emphasis on the pin or pins selected by the A-D sweep pin select bit Example : AN0 selected AN0 AN1 AN0 AN2 AN0 AN3, etc Start condition Writing “1” to A-D conversion start flag Stop condition Writing “0” to A-D conversion start flag Interrupt request generation timingNone generated Input pin AN 0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3 (4 pins) Reading of result of A-D converterRead A-D register corresponding to selected pin (at any time) (5) Repeat sweep mode 1 In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 1.20.6 shows the specifications of repeat sweep mode 1. Figure 1.20.8 shows the A-D control register in repeat sweep mode 1. A-D control register 0 (Note) Symbol Address When reset ADCON0 03D6 16 00000XXX 2 b7 b6 b5 b4 b3 b2 b1 b0 Analog input pin select bit CH0 Bit symbol Bit name Function CH1 CH2 A-D operation mode select bit 0 1 1 : Repeat sweep mode 1MD0 MD1 Trigger select bit 0 : Software trigger 1 : ADTRG trigger TRG ADST A-D conversion start flag 0 : A-D conversion disabled 1 : A-D conversion started Frequency select bit 00 : fAD /4 is selected 1 : fAD /2 is selectedCKS0 WR A-D control register 1 (Note 1) Symbol Address When reset ADCON1 03D7 16 0016 Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 A-D sweep pin select bitSCAN0 SCAN1 MD2 BITS 8/10-bit mode select bit 0 : 8-bit mode 1 : 10-bit mode VCUT OPA0 Vref connect bit 1 : Repeat sweep mode 1 OPA1 A-D operation mode select bit 1 1 : Vref connected External op-amp connection mode bit (Note 2) WR 1 1 Invalid in repeat sweep mode 1 Note 1: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Note 2: Neither ‘01’ nor ‘10’ can be selected with the external op-amp connection mode bit. b4 b3 When repeat sweep mode 1 is selected 0 0 : AN0 (1 pin) 0 1 : AN0, AN1 (2 pins) 1 0 : AN0 to AN2 (3 pins) 1 1 : AN0 to AN3 (4 pins) b1 b0 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A-D converted 1 0 : ANEX1 input is A-D converted 1 1 : External op-amp connection mode b7 b6 Note: If the A-D control register is rewritten during A-D conversion, the conversion result is indeterminate. Frequency select bit 10 : fAD /2 or fAD /4 is selected 1 : fAD is selectedCKS1 /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines Figure 1.20.8. A-D conversion register in repeat sweep mode 1 Table 1.20.6. Repeat sweep mode 1 specifications

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER A-D Converter 161 (a) Sample and hold Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to “1”. When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 fAD cycle is achieved with 8-bit resolution and 33 fAD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used. (b) Extended analog input pins In one-shot mode and repeat mode, the input via the extended analog input pins ANEX0 and ANEX1 can also be converted from analog to digital. When bit 6 of the A-D control register 1 (address 03D7 16) is “1” and bit 7 is “0”, input via ANEX0 is converted from analog to digital. The result of conversion is stored in A-D register 0. When bit 6 of the A-D control register 1 (address 03D7 16) is “0” and bit 7 is “1”, input via ANEX1 is converted from analog to digital. The result of conversion is stored in A-D register 1. (c) External operation amp connection mode In this mode, multiple external analog inputs via the extended analog input pins, ANEX0 and ANEX1, can be amplified together by just one operation amp and used as the input for A-D conversion. When bit 6 of the A-D control register 1 (address 03D7 16) is “1” and bit 7 is “1”, input via AN0 to AN7 is output from ANEX0. The input from ANEX1 is converted from analog to digital and the result stored in the corresponding A-D register. The speed of A-D conversion depends on the response of the external op- eration amp. Do not connect the ANEX0 and ANEX1 pins directly. Figure 1.20.9 is an example of how to connect the pins in external operation amp mode. Analog input External op-amp AN 0 AN 7 AN 1 AN 2 AN 3 AN 4 AN 5 AN 6 ANEX1 ANEX0 Resistor ladder Successive conversion register Comparator Figure 1.20.9. Example of external op-amp connection mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER D-A Converter 162 D-A Converter This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type. D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed. Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register. V = V REF X n/ 256 (n = 0 to 255) VREF : reference voltage circuit. Item Performance Conversion method R-2R method Resolution 8 bits Analog output pin 2 channels Table 1.21.1. Performance of D-A converter /LiteDiagLines/LiteDiagLines/LiteDiagLines P93/DA0 /LiteDiagLines/LiteDiagLines/LiteDiagLines P94/DA1 Data bus low-order bits D-A register0 (8) R-2R resistor ladder D-A0 output enable bit D-A register1 (8) R-2R resistor ladder D-A1 output enable bit (Address 03D816) (Address 03DA16) Figure 1.21.1. Block diagram of D-A converter

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CRC 164 CRC Calculation Circuit The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcom- puter uses a generator polynomial of CRC_CCITT (X16 + X12 + X5 + 1) to generate CRC code. The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is com- pleted in two machine cycles. Figure 1.22.3 shows the calculation example using the CRC calculation circuit Figure 1.22.2. CRC-related registers Symbol Address When reset CRCD 03BD 16, 03BC16 Indeterminate b7 b0 b7 b0 (b15) (b8) CRC data register WR CRC calculation result output register Function Values that can be set 000016 to FFFF16 Symbo Address When reset CRCIN 03BE /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Eight low-order bits /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Eight high-order bits Data bus high-order bits Data bus low-order bits /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines CRC data register (16) CRC input register (8) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines CRC code generating circuit x16 + x12 + x5 + 1 (Addresses 03BD16, 03BC16) (Address 03BE16) Figure 1.22.1. Block diagram of CRC circuit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CRC 165 b15 b0 (1) Setting 000016 CRC data register CRCD [03BD16, 03BC16] b0b7 b15 b0 (2) Setting 0116 CRC input register CRCIN [03BE16] 2 cycles After CRC calculation is complete CRC data register CRCD [03BD16, 03BC16] 118916 Stores CRC code b0b7 b15 b0 (3) Setting 2316 CRC input register CRCIN [03BE16] After CRC calculation is complete CRC data register CRCD [03BD16, 03BC16]0A4116 Stores CRC code The code resulting from sending 0116 in LSB first mode is (1000 0000). Thus the CRC code in the generating polynomial, (X16 + X12 + X5 + 1), becomes the remainder resulting from dividing (1000 0000) X16 by (1 0001 0000 0010 0001) in conformity with the modulo-2 operation. Thus the CRC code becomes (1001 0001 1000 1000). Since the operation is in LSB first mode, the (1001 0001 1000 1000) corresponds to 118916 in hexadecimal notation. If the CRC operation in MSB first mode is necessary in the CRC operation circuit built in the M16C, switch between the LSB side and the MSB side of the input-holding bits, and carry out the CRC operation. Also switch between the MSB and LSB of the result as stored in CRC data. 1 0001 0000 0010 00011000 0000 0000 0000 0000 0000 1000 1000 0001 0000 1 1000 0001 0000 1000 0 1000 1000 0001 0000 1 1001 0001 1000 1000 1000 1000 LSB MSB LSB MSB 98 1 1 Modulo-2 operation is operation that complies with the law given below. 0 + 0 = 0 0 + 1 = 1 1 + 0 = 1 1 + 1 = 0 -1 = 1 Figure 1.22.3. Calculation example using the CRC calculation circuit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 167 Figure 1.23.1. Programmable I/O ports (1) P00 to P07, P20 to P27, P30 to P37, P40 to P47, P50 to P54, P56 P10 to P14 P15 to P17 P57, P60, P61, P64, P65, P72 to P76, P80, P81, P90, P92 Data bus Direction register Pull-up selection Port latch Data bus Direction register Pull-up selection Port latch Port P1 control register Direction register Port latch Port P1 control register Pull-up selection Data bus Input to respective peripheral functions Direction register Port latch Pull-up selection Data bus Input to respective peripheral functions Note :1 symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each port. "1" Output (Note) (Note) (Note) (Note)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 168 Figure 1.23.2. Programmable I/O ports (2) P70, P71 P85 P82 to P84 P55, P62, P66, P77, P91, P97 P63, P67 Data bus Direction register Pull-up selection Port latch Input to respective peripheral functions Data bus Direction register Pull-up selection Port latch Input to respective peripheral functions "1" OutputData bus Direction register Pull-up selection Port latch Data bus NMI interrupt input "1" Output Direction register Port latch Input to respective peripheral functions Note :1 symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each port. Note :2 symbolizes a parasitic diode. (Note1) (Note1) (Note1) (Note1) (Note2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 169 Figure 1.23.3. Programmable I/O ports (3) P93, P94 P96 P95 Data bus Direction register Pull-up selection Port latch Analog input Input to respective peripheral functions P100 to P103 (inside dotted-line not included) P10 4 to P107 (inside dotted-line included) D-A output enabled Direction register Pull-up selection Port latchData bus Input to respective peripheral functions D-A output enabled Analog output "1" Output Direction register Pull-up selection Port latchData bus Analog input "1" Output Direction register Pull-up selection Port latchData bus Analog input Input to respective peripheral functions Note : symbolizes a parasitic diode. Do not apply a voltage higher than Vcc to each port. (Note) (Note) (Note) (Note)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 171 Figure 1.23.6. Direction register Port Pi direction register (Note) Symbol Address When reset PDi (i = 0 to 10, except 8) 03E216, 03E316, 03E616, 03E716, 03EA16 0016 03EB 16, 03EE16, 03EF16, 03F316, 03F616 Bit name FunctionBit symbol W R b7 b6 b5 b4 b3 b2 b1 b0 PDi_0 Port Pi 0 direction register PDi_1 Port Pi 1 direction register PDi_2 Port Pi 2 direction register PDi_3 Port Pi 3 direction register PDi_4 Port Pi 4 direction register PDi_5 Port Pi 5 direction register PDi_6 Port Pi 6 direction register PDi_7 Port Pi 7 direction register 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) (i = 0 to 10 except 8) Port P8 direction register Symbol Address When reset PD8 03F216 00X000002 Bit name FunctionBit symbol W R b7 b6 b5 b4 b3 b2 b1 b0 PD8_0 Port P8 0 direction register PD8_1 Port P8 1 direction register PD8_2 Port P8 2 direction register PD8_3 Port P8 3 direction register PD8_4 Port P8 4 direction register Nothing is assigned. In an attempt to write to this bit, write “0”. The value, if read, turns out to be indeterminate. PD8_6 Port P8 6 direction register PD8_7 Port P8 7 direction register 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) 0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port) Note: Set bit 2 of protect register (address 000A16) to “1” before rewriting to the port P9 direction register. /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 172 Port Pi register Symbol Address When reset Pi (i = 0 to 10, except 8) 03E016, 03E116, 03E416, 03E516, 03E816 Indeterminate 03E916, 03EC16, 03ED16, 03F116, 03F416 Indeterminate Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 Pi_0 Port Pi 0 register Pi_1 Port Pi 1 register Pi_2 Port Pi 2 register Pi_3 Port Pi 3 register Pi_4 Port Pi 4 register Pi_5 Port Pi 5 register Pi_6 Port Pi 6 register Pi_7 Port Pi 7 register Data is input and output to and from each pin by reading and writing to and from each corresponding bit 0 : “L” level data 1 : “H” level data (Note) (i = 0 to 10 except 8) Port P8 register Symbol Address When reset P8 03F0 16 Indeterminate Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 P8_0 Port P8 0 register P8_1 Port P8 1 register P8_2 Port P8 2 register P8_3 Port P8 3 register P8_4 Port P8 4 register P8_5 Port P8 5 register P8_6 Port P8 6 register P8_7 Port P8 7 register Data is input and output to and from each pin by reading and writing to and from each corresponding bit (except for P8 0 : “L” level data 1 : “H” level data /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines Note : Since P70 and P71 are N-channel open drain ports, the data is high-impedance. Figure 1.23.7. Port register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 173 Figure 1.23.8. Pull-up control register Pull-up control register 0 Symbol Address When reset PUR0 03FC 16 0016 Bit name Function Bit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 PU00 P0 0 to P03 pull-up PU01 P0 4 to P07 pull-up PU02 P1 0 to P13 pull-up PU03 P1 4 to P17 pull-up PU04 P2 0 to P23 pull-up PU05 P2 4 to P27 pull-up PU06 P3 0 to P33 pull-up PU07 P3 4 to P37 pull-up The corresponding port is pulled high with a pull-up resistor 0 : Not pulled high 1 : Pulled high /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines Pull-up control register 1 Symbol Address When reset PUR1 03FD 16 0016 (Note 2) Bit name Function Bit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 PU10 P4 0 to P43 pull-up PU11 P4 4 to P47 pull-up PU12 P5 0 to P53 pull-up PU13 P5 4 to P57 pull-up PU14 P6 0 to P63 pull-up PU15 P6 4 to P67 pull-up PU16 P7 0 to P73 pull-up (Note 1) PU17 P7 4 to P77 pull-up The corresponding port is pulled high with a pull-up resistor 0 : Not pulled high 1 : Pulled high Note 1: Since P7 0 and P71 are N-channel open drain ports, pull-up is not available for them. Note 2: When the VCC level is being impressed to the CNVSS terminal, this register becomes to 0216 when reset (PU11 becomes to “1”). /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines Pull-up control register 2 Symbol Address When reset PUR2 03FE 16 0016 Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 PU20 P8 0 to P83 pull-up PU21 P8 4 to P87 pull-up (Except P85) PU22 P9 0 to P93 pull-up PU23 P9 4 to P97 pull-up PU24 P10 0 to P103 pull-up PU25 P10 4 to P107 pull-up Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. The corresponding port is pulled high with a pull-up resistor 0 : Not pulled high 1 : Pulled high /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 174 Figure 1.23.9. Port control register Port control register Symbpl Address When reset PCR 03FF 16 0016 Bit name FunctionBit symbol WR b7 b6 b5 b4 b3 b2 b1 b0 PCR0 Port P1 control register 0 : When input port, read port input level. When output port, read the contents of port P1 register. 1 : Read the contents of port P1 register though input/output port. Nothing is assigned. In an attempt to write to these bits, write “0”. The value, if read, turns out to be “0”. /LiteDiagLines/LiteDiagLines

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Programmable I/O Port 175 Pin name Connection Ports P0 to P10 (excluding P85) XOUT (Note) AV SS , VREF , BYTE AV CC After setting for input mode, connect every pin to VSS or VCC via a resistor; or after setting for output mode, leave these pins open. Open Connect to VCC Connect to VSS Note: With external clock input to XIN pin. NMI Connect via resistor to VCC (pull-up) Table 1.23.1. Example connection of unused pins in single-chip mode Pin name Connection Ports P6 to P10 (excluding P85) AV SS , VREF AV CC After setting for input mode, connect every pin to VSS or VCC via a resistor; or after setting for output mode, leave these pins open. Open Connect to VCC Connect to VSS Note 1: With external clock input to XIN pin. Note 2: When the BCLK output disable bit (bit 7 at address 000416) is set to “1”, connect to VCC via a resistor (pull-up). HOLD, RDY, NMI Connect via resistor to VCC (pull-up) BHE, ALE, HLDA, XOUT (Note 1), BCLK (Note 2) P45 / CS1 to P47 / CS3 Sets ports to input mode, sets bits CS1 through CS3 to 0, and connects to Vcc via resistors (pull-up). Figure 1.23.10. Example connection of unused pins Port P0 to P10 (except for P85) (Input mode)··

(Input mode) (Output mode) NMI XOUT AV CC BYTE AV SS VREF Microcomputer VCC VSS In single-chip mode Port P6 to P10 (except for P85) (Input mode)··
(Input mode) (Output mode)NMI XOUT AV CC AV SS VREF Open Microcomputer VCC VSS In memory expansion mode or in microprocessor mode HOLD RDY ALE BCLK (Note) BHE HLDAOpen Open Open
··
·· Port P45 / CS1 to P47 / CS3 Note : When the BCLK output disable bit (bit 7 at address 000416) is set to “1”, connect to VCC via a resistor (pull-up). Table 1.23.2. Example connection of unused pins in memory expansion mode and microprocessor mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution 176 Timer A (timer mode) Usage Precaution Timer A (event counter mode) (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets “FFFF16” by underflow or “000016” by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value. (2) When stop counting in free run type, set timer again. (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets “FFFF16”. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value. (1) Setting the count start flag to “0” while a count is in progress causes as follows:

The counter stops counting and a content of reload register is reloaded.
The TAi OUT pin outputs “L” level.
The interrupt request generated and the timer Ai interrupt request bit goes to “1”. (2) The timer Ai interrupt request bit goes to “1” if the timer's operation mode is set using any of the following procedures:
Selecting one-shot timer mode after reset.
Changing operation mode from timer mode to one-shot timer mode.
Changing operation mode from event counter mode to one-shot timer mode. Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to “0” after the above listed changes have been made. Timer A (one-shot timer mode) (1) The timer Ai interrupt request bit becomes “1” if setting operation mode of the timer in compliance with any of the following procedures:
Selecting PWM mode after reset.
Changing operation mode from timer mode to PWM mode.
Changing operation mode from event counter mode to PWM mode. Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to “0” after the above listed changes have been made. (2) Setting the count start flag to “0” while PWM pulses are being output causes the counter to stop counting. If the TAi OUT pin is outputting an “H” level in this instance, the output level goes to “L”, and the timer Ai interrupt request bit goes to “1”. If the TAiOUT pin is outputting an “L” level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes “1”. Timer A (pulse width modulation mode) Timer B (timer mode, event counter mode) (1) Reading the timer Bi register while a count is in progress allows reading , with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets “FFFF16”. Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution 177 Stop Mode and Wait Mode A-D Converter (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to “1”. (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated. Timer B (pulse period/pulse width measurement mode) Interrupts (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs). In particular, when the Vref connection bit is changed from “0” to “1”, start A-D conversion after an elapse of 1 µs or longer. (2) When changing A-D operation mode, select analog input pin again. (3) Using one-shot mode or single sweep mode Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A- D conversion interrupt request bit.) (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1 Use the undivided main clock as the internal CPU clock. (1) Reading address 00000

When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence. The interrupt request bit of the certain interrupt written in address 0000016 will then be set to “0”. Reading address 0000016 by software sets enabled highest priority interrupt source request bit to “0”. Though the interrupt is generated, the interrupt routine may not be executed. Do not read address 00000 16 by software. (2) Setting the stack pointer
The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt. When using the NMI interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited. (3) The NMI interrupt
The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused.
Do not get either into stop mode with the NMI pin set to “L”. (1) When returning from stop mode by hardware reset, RESET pin must be set to “L” level until main clock oscillation is stabilized. (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to “1” within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to “1”.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution 178 (4) External interrupt

When the polarity of the INT0 to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Example 1: INT_SWITCH1: FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. NOP ; Four NOP instructions are required when using HOLD function. NOP FSET I ; Enable interrupts. Example 2: INT_SWITCH2: FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. MOV.W MEM, R0 ; Dummy read. FSET I ; Enable interrupts. Example 3: INT_SWITCH3: PUSHC FLG ; Push Flag register onto stack FCLR I ; Disable interrupts. AND.B #00h, 0055h ; Clear TA0IC int. priority level and int. request bit. POPC FLG ; Enable interrupts. The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue. (5) Rewrite the interrupt control register
To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:
When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below in- structions to change the register. Instructions : AND, OR, BCLR, BSET Noise (1) VPP line of one-time PROM version or EPROM version
VPP (This line is for PROM programming power line) line of internal PROM connected to CNVSS with one-time PROM version or EPROM version. So CNVSS should be a short line for improve- ment of noise resistance. If CNVSS line is long, you should insert an approximately 5K ohm resistor close to CNVSS pin and connect to VSS or VCC . Note 1: Inserting a 5 K ohm resistor will not cause any problem when switching to mask ROM version. (2) Insert bypass capacitor between VCC and VSS pin for noise and latch up countermeasure.
Insert bypass capacitor (about 0.1 µF) and connect short and wide line between VCC and VSS lines.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Usage precaution 179 Built-in PROM version (1) All built-in PROM versions High voltage is required to program to the built-in PROM. Be careful not to apply excessive voltage. Be especially careful during power-on. (2) One Time PROM version One Time PROM versions shipped in blank (M30620ECFP, M30620ECGP), of which built-in PROMs are programmed by users, are also provided. For these microcomputers, a programming test and screening are not performed in the assembly process and the following processes. Therefore ROM write defectiveness occurs around 5 %. To improve their reliability after programming, we recommend to program and test as flow shown in Figure 1.24.1 before use. (3) EPROM version Programming with PROM programmer Screening (Note) (Leave at 150˚C for 40 hours) Verify test PROM programmer Function check in target device Note: Never expose to 150˚C exceeding 100 hours. Figure 1.24.1. Programming and test flow for One Time PROM version External ROM version The external ROM version is operated only in microprocessor mode, so be sure to perform the following:

Connect CNVss pin to Vcc.
Fix the processor mode bit to “11
Cover the transparent glass window with a shield or others during the read mode because exposing to sun light or fluorescent lamp can cause erasing the information. A shield to cover the transparent window is available from Mitsubishi Electric Corp. Be careful that the shield does not touch the EPROM lead pins.
Clean the transparent glass before erasing. Fingers’ flat and paste disturb the passage of ultraviolet rays and may affect badly the erasure capability.
The EPROM version is a tool only for program development (for evaluation), and do not use it for the mass product run.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 180 Items to be submitted when ordering masked ROM version Please submit the following when ordering masked ROM products: (1) Mask ROM confirmation form (2) Mark specification sheet (3) ROM data : EPROMs or floppy disks *: In the case of EPROMs, there sets of EPROMs are required per pattern. *: In the case of floppy disks, 3.5-inch double-sided high-density disk (IBM format) is required per pattern.

Table 1.26.1. Absolute maximum ratings Note 1: When writing to EPROM ,only CNVss is –0.3 to 13 (V) . Note 2: Specify a product of -40 to 85°C to use it. VREF , XIN XOUT VO -0.3 to Vcc+0.3 -0.3 to Vcc+0.3 Pd Ta=25 -0.3 to 6.5 -0.3 to 6.5 V V V VI AVcc Vcc Tstg Topr mW V -65 to 150 300 -20 to 85 / -40 to 85(Note 2) P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P87, P00 to P07, P10 to P17, P20 to P27, P30 to P37,P40 to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84, P00 to P07, P10 to P17, P20 to P27, RESET, P90 to P97, P100 to P107, P86, P87, P90 to P97, P100 to P107, P70, P71,(EPROM : CNVSS , BYTE) P70, P71, -0.3 to 6.5(Note 1) -0.3 to 6.5 V V (maskROM : CNVSS , BYTE), VCC =AV CC VCC =AV CC C C C Symbol Parameter Condition Rated value Unit Supply voltage Analog supply voltage Input voltage Output voltage Power dissipation Operating ambient temperature Storage temperature

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Electrical characteristics

Note 1: The mean output current is the mean value within 100ms. Note 2: The total IOL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOH (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72 to P77, and P80 to P84 must be 80mA max. Note 3: Specify a product of -40°C to 85°C to use it. Note 4: Relationship between main clock oscillation frequency and supply voltage. to 85oC / – 40oC to 85oC(Note3) unless otherwise specified) Main clock input oscillation frequency (Mask ROM version, Flash memory 5V version, No wait) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 16.0 5.0 0.0 2.7 4.2 5.5 Operating maximum frequency [MH Supply voltage[V] (BCLK: no division) 7.33 X VCC - 14.791MHZ Main clock input oscillation frequency (EPROM version, One-time PROM version, No wait) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 16.0 3.5 0.0 2.7 4.5 5.5 Operating maximum frequency [MH Supply voltage[V] (BCLK: no division) 6.95 X VCC - 15.275MHZ Main clock input oscillation frequency (EPROM version, One-time PROM version, With wait) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 16.0 7.0 0.0 2.7 4.5 5.5 Operating maximum frequency [MH Supply voltage[V] (BCLK: no division) 5 X VCC - 6.5MHZ Main clock input oscillation frequency (Mask ROM version, Flash memory 5V version, With wait) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 16.0 10.0 0.0 2.7 4.2 5.5 Operating maximum frequency [MH Supply voltage[V] (BCLK: no division) 4 X VCC - 0.8MHZ 2.7 5.5Vcc 5.0 VccAVcc V VIH IOH (avg) mA mA Vss AVss 0.8Vcc V V V V V V V 0.8Vcc 0.5Vcc Vcc Vcc Vcc 0.2Vcc 0.2Vcc (data input function during memory expansion and microprocessor modes) 0.16Vcc IOH (peak) P72 to P77, P80 to P87, P90 to P97, P100 to P107, -5.0 -10.0 P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode) P00 to P07, P10 to P17, P20 to P27, P30 P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107 P31 to P37, P40 to P47, P50 to P57, P60 to P67, 10.0 5.0 mA f (XIN) MHz IOL (peak) mAIOL (avg) f (XcIN) kHz5032.768 V XIN, RESET, CNVSS , BYTE P70 to P77, P80 to P87, P90 to P97, P100 to P107, P31 to P37, P40 to P47, P50 to P57, P60 to P67, XIN, RESET, CNVSS , BYTE (data input function during memory expansion and microprocessor modes) P00 to P07, P10 to P17, P20 to P27, P30 (during single-chip mode) P00 to P07, P10 to P17, P20 to P27, P30 P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P72 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107 P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P70 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107 P00 to P07, P10 to P17, P20 to P27,P30 to P37, P40 to P47, P50 to P57, P60 to P67,P70 to P77, P80 to P84,P86,P87,P90 to P97,P100 to P107 Vcc=4.5V to 5.5V Vcc=2.7V to 4.5V MHz P70 , 0.8Vcc 6.5 VP71 VIL Vcc=4.5V to 5.5V Vcc=2.7V to 4.5V MHz MHz

6.95 X Vcc

-15.275 5X Vcc -6.5 Mask ROM version, Flash memory 5V version (Note 5) EPROM version, One time PROM version

7.33 X Vcc

-14.791

4 X Vcc

-0.8 Vcc=4.2V to 5.5V Vcc=2.7V to 4.2V Vcc=4.2V to 5.5V Vcc=2.7V to 4.2V MHz MHz MHz MHz Symbol Parameter UnitStandard Min Typ. Max. Supply voltage Analog supply voltage Supply voltage Analog supply voltage HIGH input voltage LOW input voltage HIGH peak output current HIGH average output current LOW peak output current LOW average output current Main clock input oscillation frequency Subclock oscillation frequency With wait No wait Mask ROM version, Flash memory 5V version (Note 5) EPROM version, One time PROM version Note 5: Execute case without wait, program / erase of flash memory by VCC =4.2V to 5.5V and f(BCLK) ≤ 6.25 MHz. Execute case with wait, program / erase of flash memory by VCC =4.2V to 5.5V and f(BCLK) ≤ 12.5 MHz.

Table 1.26.3. Electrical characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25oC, f(XIN) = 16MHZ unless otherwise specified) VOH VOH VOH VOL VOL VOL V V4 . 7 VXO U T 3 . 0 3 . 0 V2 . 0 0 . 4 5V VXO U T 2 . 0 2.0 3 . 0IO H =-5 m A IO H =-1 m A IO H =- 2 0 0 µ A IO H =-0 . 5 m A IO L= 5 m A IOL =1mA IO L= 2 0 0 µ A IO L= 0 . 5 m A P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P 30 t o P 37, P 40 t o P 47, P 50 t o P 57, P 30 t o P 37, P 40 t o P 47, P 50 t o P 57, P 60 t o P 67, P 72 t o P 77, P 80 t o P 84, P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P 30 t o P 37, P 40 t o P 47, P 50 t o P 57, P 60 t o P 67, P 72 t o P 77, P 80 t o P 84, H I G H P O W E R L O W P O W E R P 86, P 87, P 90 t o P 97, P 1 00 t o P 1 07 H I G H P O W E R LOWPOWER P 60 t o P 67, P 70 t o P 77, P 80 t o P 84, P 86, P 87, P 90 t o P 97, P 1 00 t o P 1 07 P 86, P 87, P 90 t o P 97, P 1 00 t o P 1 07 H I G H P O W E R L O W P O W E R XC O U T 3 . 0 1 . 6 V P00 to P07, P10 to P17, P20 to P27, P 30 t o P 37, P 40 t o P 47, P 50 t o P 57, P 60 t o P 67, P 70 t o P 77, P 80 t o P 84, P 86, P 87, P 90 t o P 97, P 1 00 t o P 1 07 VT+-VT- 0 . 20 . 8V VXC O U T H I G H P O W E R L O W P O W E R S y m b o l P a r a m e t e r UnitStandard Min Typ. M a x . H I G H o u t p u t v o l t a g e H I G H o u t p u t v o l t a g e H I G H o u t p u t v o l t a g e H I G H o u t p u t v o l t a g e L O W o u t p u t v o l t a g e L O W o u t p u t v o l t a g e LOW output voltage LOW output voltage Hysteresis With no load applied With no load applied With no load applied With no load applied IIH II L V R A M Icc VT+-VT- 0.2 1.8 V 5 . 0 µA 2 . 0V m A RESET P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE VI=5V VI= 0 V- 5 . 0 3 0 . 0 50.0f(XIN)=16MHz P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P t o P 37, P t o P 47, P t o P 57, P t o P 67, P t o P 77, P t o P 87, P t o P 97, P t o P XI N , R E S E T C N V s s B Y T E f(XCIN)=32kHz 9 0 . 0 µA R f X I N R f X C I N XI N XC I N 6 . 0 1 . 0 R PULLUP 50.0 P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P t o P 37, P t o P 47, P t o P 57, P t o P 67, P t o P 77, P t o P 84, P 86, P 87, P t o P 97, P t o P VI=0V 30.0 167.0 H y s t e r e s i s HIGH input current LOW input current P u l l - u p r e s i s t a n c e F e e d b a c k r e s i s t a n c e Feedback resistance RAM retention voltage Power supply current µA When clock is stopped I n s i n g l e - c h i p m o d e t h e o u t p u t p i n s a r e o p e n a n d o t h e r p i n s a r e VS S Square wave, no division Square wave M e a s u r i n g c o n d i t i o n k Ω M Ω M Ω EPROM , One-time PROM, mask ROM versions m A3 5 . 0 50.0f(XIN)=16MHz Square wave, no division Flash memory 5V version EPROM , One-time PROM, mask ROM versions f(XCIN)=32kHz Square wave, in RAM Flash memory 5V version CLK 4,TA2OUT to TA4OUT ,NMI, T B 0I N t o T B 5I N , I N T0 t o I N T5, A D T R G , C T S0 t o C T S2, C L K0 t o HOLD, RDY, TA0IN to TA4IN, K I0 t o K I3, R x D 0 t o R x D 2, SI N 3, SI N 1.0 µA 20.0 4.0 µA f(XCIN)=32kHz Ta=85°C when clock is stopped Ta=25°C when clock is stopped Wh en a WAIT instruction is executed (Note) f(XCIN)=32kHz 8. 0 mA Square wave, in flash memory Flash memory 5V version 90.0 µ A VCC = 5V Note : With one timer operated using fC32 .

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Electrical characteristics (Vcc = 5V) 184 Table 1.26.4. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 5V, Vss = AVSS = 0V at Ta = 25oC, f(XIN) = 16MHZ unless otherwise specified) VCC = 5V µs Standard Min. Typ. Max. Resolution Absolute accuracy Bits LSB VREF = VCC Symbol Parameter Measuring condition Unit VREF = VCC = 5V R LADDER tCONV Ladder resistance Conversion time(10bit) Reference voltage Analog input voltage k V VIA VREF VCC VREF 3.3 Conversion time(8bit) 2.8tCONV tSAMP Sampling time 0.3 VREF = VCC Sample & hold function not available Sample & hold function available(10bit) AN 0 to AN7 input ANEX0, ANEX1 input, External op-amp connection mode VREF =VCC = 5V LSB LSB±7 Sample & hold function available(8bit)VREF = VCC = 5V ±2 LSB Min. Typ. Max. tsu R O Resolution Absolute accuracy Setup time Output resistance Reference power supply input current Bits k mAIVREF 1.0 1.5 Symbol Parameter Measuring condition Unit 20104 µs (Note) Standard µs µs Note: Divide the frequency if f(XIN) exceeds 10 MHz, and make ØAD equal to or lower than 10 MHz. Table 1.26.5. D-A conversion characteristics (referenced to VCC = 5V, VSS = AVSS = 0V, VREF = 5V at Ta = 25oC, f(XIN) = 16MHZ unless otherwise specified) kΩ kΩ Note: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to “0016”. The A-D converter's ladder resistance is not included. Also, when DA register contents are not “00”, the current IVREF always flows even though Vref may have been set to be “unconnected” by the A-D control register.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (VCC =5V) 185 Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25oC unless otherwise specified) Table 1.26.6. External clock input f(BCLK) X 2 (Note) (Note) (Note) Note: Calculated according to the BCLK frequency as follows: Max. External clock rise time nstr Min. External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock fall time ns ns ns ns tc tw(H) tw(L) tf ParameterSymbol UnitStandard 62.5 Min. Data input setup time nstsu(DB-RD) tsu(RDY-BCLK ) ParameterSymbol UnitMax. Standard nsRDY input setup time Data input hold time nsth(RD-DB) th(BCLK -RDY) nsRDY input hold time nsHOLD input setup timetsu(HOLD-BCLK ) nsHOLD input hold timeth(BCLK-HOLD ) Data input access time (no wait) nstac1(RD-DB) ns ns tac2(RD-DB) tac3(RD-DB) Data input access time (with wait) Data input access time (when accessing multiplex bus area) nstd(BCLK-HLDA ) HLDA output delay time tac1(RD – DB) =f(BCLK) X 2 – 45109 [ns] tac2(RD – DB) =f(BCLK) X 2 – 453 X 10 [ns] tac3(RD – DB) = – 453 X 10 [ns] Table 1.26.7. Memory expansion and microprocessor modes VCC = 5V

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (VCC =5V) 186 Standard Max. nsTAiIN input LOW pulse widthtw(TAL) Min. ns ns Unit Standard Max.Min. ns ns ns Unit Standard Max.Min. ns ns ns Unit Standard Max.Min. ns ns Unit Standard Max.Min. ns ns ns Unit ns ns TAiIN input HIGH pulse widthtw(TAH) ParameterSymbol TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter tw(TAH) tw(TAL) Symbol Parameter TAiIN input HIGH pulse width TAiIN input LOW pulse width Symbol Parameter tc(TA) TAiIN input cycle time TAiOUT input cycle time TAiOUT input HIGH pulse width TAiOUT input LOW pulse width TAiOUT input setup time TAiOUT input hold time tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) 100 400 200 200 200 100 100 100 100 2000 1000 1000 400 400 Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25oC unless otherwise specified) Table 1.26.8. Timer A input (counter input in event counter mode) Table 1.26.9. Timer A input (gating input in timer mode) Table 1.26.10. Timer A input (external trigger input in one-shot timer mode) Table 1.26.11. Timer A input (external trigger input in pulse width modulation mode) Table 1.26.12. Timer A input (up/down input in event counter mode) VCC = 5V

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (VCC =5V) 187 Timing requirements (referenced to VCC = 5V, VSS = 0V at Ta = 25oC unless otherwise specified) Table 1.26.13. Timer B input (counter input in event counter mode) ns ns ns ns ns ns ns Standard Max.Min. TBi IN input cycle time (counted on one edge) TBiIN input HIGH pulse width (counted on one edge) TBiIN input LOW pulse width (counted on one edge) ns ns ns tc(TB) tw(TBH) tw(TBL) ParameterSymbol Unit tc(TB) tw(TBL) tw(TBH) ns ns ns TBi IN input HIGH pulse width (counted on both edges) TBiIN input LOW pulse width (counted on both edges) TBiIN input cycle time (counted on both edges) Standard Max.Min. ns ns tc(TB) tw(TBH) Symbol Parameter Unit tw(TBL) ns TBiIN input HIGH pulse width TBiIN input cycle time TBiIN input LOW pulse width Standard Max.Min. ns ns tc(TB) Symbol Parameter Unit tw(TBL) ns tw(TBH) TBiIN input cycle time TBiIN input HIGH pulse width TBiIN input LOW pulse width Standard Max.Min. ns ns tc(AD) tw(ADL) Symbol Parameter Unit AD TRG input cycle time (trigger able minimum) AD TRG input LOW pulse width Standard Max.Min. ns ns tw(INH) tw(INL) Symbol Parameter Unit INTi input LOW pulse width INTi input HIGH pulse width Standard Max.Min. CLKi input cycle time CLKi input HIGH pulse width CLKi input LOW pulse width tc(CK) tw(CKH) tw(CKL) ParameterSymbol Unit td(C-Q) tsu(D-C) th(C-Q) TxDi hold time RxDi input setup time TxDi output delay time th(C-D) RxDi input hold time 100 200 400 200 200 400 200 200 1000 125 250 250 200 100 100 Table 1.26.14. Timer B input (pulse period measurement mode) Table 1.26.15. Timer B input (pulse width measurement mode) Table 1.26.16. A-D trigger input Table 1.26.17. Serial I/O Table 1.26.18. External interrupt INTi inputs VCC = 5V

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (VCC =5V) 188 Symbol StandardMeasuring condition Max.Min.Parameter Unit td(BCLK-AD) Address output delay time 25 ns th(BCLK-AD) Address output hold time (BCLK standard) 4 ns th(BCLK-CS) Chip select output hold time (BCLK standard) 4 ns td(BCLK-ALE) ALE signal output delay time 25 ns th(BCLK-ALE) ALE signal output hold time – 4 ns td(BCLK-RD) RD signal output delay time 25 ns th(BCLK-RD) RD signal output hold time 0 ns td(BCLK-WR) WR signal output delay time 25 ns th(BCLK-WR) WR signal output hold time 0 ns td(BCLK-DB) Data output delay time (BCLK standard) 40 ns th(BCLK-DB) Data output hold time (BCLK standard) 4 ns th(WR-DB) Data output hold time (WR standard)(Note2) 0 ns td(DB-WR) Data output delay time (WR standard) ns(Note1) Note 1: Calculated according to the BCLK frequency as follows: td(DB – WR) = f(BCLK) X 2 10 9 – 40 [ns] td(BCLK-CS) Chip select output delay time 25 ns th(RD-AD) Address output hold time (RD standard) 0 ns th(WR-AD) Address output hold time (WR standard) 0 ns Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC ) by a circuit of the right figure. For example, when VOL = 0.2VCC , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC / VCC ) = 6.7ns. DBi R C Switching characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25oC, CM15 = “1” unless otherwise specified) VCC = 5V Figure 1.26.1 Table 1.26.19. Memory expansion mode and microprocessor mode (no wait)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (VCC =5V) 189 Switching characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25oC, CM15 = “1” unless otherwise specified) VCC = 5V Figure 1.26.1 Table 1.26.20. Memory expansion mode and microprocessor mode (with wait, accessing external memory) Symbol StandardMeasuring condition Max.Min.Parameter Unit td(BCLK-AD) Address output delay time 25 ns th(BCLK-AD) Address output hold time (BCLK standard) 4 ns th(BCLK-CS) Chip select output hold time (BCLK standard) 4 ns td(BCLK-ALE) ALE signal output delay time 25 ns th(BCLK-ALE) ALE signal output hold time – 4 ns td(BCLK-RD) RD signal output delay time 25 ns th(BCLK-RD) RD signal output hold time 0 ns td(BCLK-WR) WR signal output delay time 25 ns th(BCLK-WR) WR signal output hold time 0 ns td(BCLK-DB) Data output delay time (BCLK standard) 40 ns th(BCLK-DB) Data output hold time (BCLK standard) 4 ns th(WR-DB) Data output hold time (WR standard)(Note2) 0 ns td(DB-WR) Data output delay time (WR standard) ns (Note1) Note 1: Calculated according to the BCLK frequency as follows: td(DB – WR) = f(BCLK) 10 9 – 40 [ns] td(BCLK-CS) Chip select output delay time 25 ns th(RD-AD) Address output hold time (RD standard) 0 ns th(WR-AD) Address output hold time (WR standard) 0 ns Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC ) by a circuit of the right figure. For example, when VOL = 0.2VCC , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC / VCC ) = 6.7ns. DBi R C

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (VCC =5V) 190 Switching characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25oC, CM15 = “1” unless otherwise specified) VCC = 5V Table 1.26.21. Memory expansion mode and microprocessor mode (with wait, accessing external memory, multiplex bus area selected) Symbol StandardMeasuring condition Max.Min.Parameter Unit td(BCLK-AD) Address output delay time 25 ns th(BCLK-AD) Address output hold time (BCLK standard) 4 ns td(BCLK-CS) Chip select output delay time 25 ns th(BCLK-CS) Chip select output hold time (BCLK standard) 4 ns nsth(RD-AD) Address output hold time (RD standard) (Note) td(BCLK-RD) RD signal output delay time 25 ns th(BCLK-RD) RD signal output hold time 0 ns nsth(WR-AD) Address output hold time (WR standard) (Note) td(BCLK-WR) WR signal output delay time 25 ns td(BCLK-DB) Data output delay time (BCLK standard) 40 ns th(BCLK-DB) Data output hold time (BCLK standard) 4 ns td(DB-WR) Data output delay time (WR standard) (Note) ns td(BCLK-ALE) ALE signal output delay time (BCLK standard) 25 ns th(BCLK-ALE) ALE signal output hold time (BCLK standard) – 4 ns th(ALE-AD) ALE signal output hold time (Adderss standard) 30 ns th(BCLK-WR) WR signal output hold time 0 ns nsth(RD-CS) Chip select output hold time (RD standard) (Note) th(WR-CS) Chip select output hold time (WR standard) (Note) ns td(AD-RD) Post-address RD signal output delay time ns 0 td(AD-WR) Post-address WR signal output delay time ns 0 tdZ(RD-AD) Address output floating start time ns 8 th(WR-DB) Data output hold time (WR standard) ns (Note) Note: Calculated according to the BCLK frequency as follows: th(RD – AD) = f(BCLK) X 2 109 [ns] th(WR – AD) = f(BCLK) X 2 [ns] th(RD – CS) = f(BCLK) X 2 10 9 [ns] th(WR – CS) = f(BCLK) X 2 [ns] td(DB – WR) = f(BCLK) X 2 – 40 [ns] X 3 td(AD – ALE) =f(BCLK) X 2 10 9 – 25 [ns] th(WR – DB) = f(BCLK) X 2 [ns] td(AD-ALE) ALE signal output delay time (Address standard) ns (Note) Figure 1.26.1

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing 191 Figure 1.26.1. Port P0 to P10 measurement circuit P10 30pF

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) 192 VCC = 5V tsu(D–C) TAiIN input TAiOUT input During event counter mode TBiIN input CLKi TxDi RxDi tc(TA) tw(TAH) tw(TAL) tc(UP) tw(UPH) tw(UPL) tc(TB) tw(TBH) tw(TBL) tc(AD) tw(ADL) tc(CK) tw(CKH) tw(CKL) tw(INL) tw(INH) td(C–Q) th(C–D) th(C–Q) th(TIN–UP) tsu(UP–TIN) TAiIN input (When count on falling edge is selected) TAiIN input (When count on rising edge is selected) TAiOUT input (Up/down input) INTi input AD TRG input Figure 1.26.2. VCC =5V timing diagram (1)

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) 193 VCC = 5V Measuring conditions :

VCC =5V
Input timing voltage : Determined with VIL=1.0V, VIH=4.0V
Output timing voltage : Determined with VOL =2.5V, VOH =2.5V Memory Expansion Mode and Microprocessor Mode BCLK HOLD input HLDA output P0, P1, P2, P3, P4, 0 to P52 (Valid with or without wait) Note: The above pins are set to high-impedance regardless of the input level of the BYTE pin and bit (PM06) of processor mode register 0 selects the function of ports P4 0 to P43. th(BCLK–HOLD)tsu(HOLD–BCLK) (Valid only with wait) td(BCLK–HLDA)td(BCLK–HLDA) Hi–Z RDY input tsu(RDY–BCLK) th(BCLK–RDY) BCLK RD (Multiplexed bus) (Multiplexed bus) WR, WRL, WRH WR, WRL, WRH (Separate bus) RD (Separate bus) Figure 1.26.3. VCC =5V timing diagram (2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) 194 BCLK CSi ALE –4ns.min RD 25ns.max 0ns.min 4ns.min 4ns.min Hi–Z DB 0ns.min ADi BHE Read timing BCLK CSi ALE 25ns.max 0ns.min 4ns.min 4ns.min Hi-Z DB 40ns.max 4ns.min (tcyc/2–40)ns.min ADi BHE Write timing td(BCLK–AD) td(BCLK–ALE) th(BCLK–ALE) tSU(DB–RD) th(BCLK-AD) td(BCLK–WR) th(BCLK–DB) td(BCLK–RD) td(BCLK–ALE) 40ns.min tac1(RD–DB) Memory Expansion Mode and Microprocessor Mode (With no wait) WR,WRL, WRH td(BCLK–CS) 25ns.max tcyc th(BCLK–CS) th(RD–CS) 0ns.min 25ns.max th(BCLK–AD) th(RD–AD) 0ns.min th(BCLK–RD) 25ns.max th(RD–DB) td(BCLK–CS) 25ns.max th(BCLK–CS) tcyc th(WR–CS) 0ns.min td(BCLK–AD) 25ns.max 25ns.max th(BCLK–ALE) –4ns.min th(WR–AD) 0ns.min th(BCLK–WR) td(BCLK–DB) td(DB–WR) th(WR–DB) 0ns.min VCC = 5V Figure 1.26.4. VCC =5V timing diagram (3)

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) 195 BCLK CSi ALE RD 4ns.min Hi–Z DB 40ns.min 0ns.min ADi BHE Read timing BCLK CSi ALE 4ns.min th(WR–AD) ADi BHE (tcyc–40)ns.min 0ns.min DBi Write timing td(BCLK–RD) 0ns.min 0ns.min th(RD–AD) Memory Expansion Mode and Microprocessor Mode (When accessing external memory area with wait) Measuring conditions :

VCC =5V
Input timing voltage : Determined with: VIL=0.8V, VIH=2.5V
Output timing voltage : Determined with: VOL =0.8V, VOH =2.0V WR,WRL, WRH td(BCLK–CS) 25ns.max tcyc th(BCLK–CS) 4ns.min th(RD–CS) 0ns.min th(BCLK–AD)td(BCLK–AD) 25ns.max td(BCLK–ALE) 25ns.max th(BCLK–ALE) –4ns.min th(BCLK–RD) 0ns.min25ns.max tac2(RD–DB) th(RD–DB)tSU(DB–RD) td(BCLK–CS) 25ns.max tcyc th(BCLK–CS) 4ns.min th(WR–CS) 0ns.min th(BCLK–AD)td(BCLK–AD) 25ns.max td(BCLK–ALE) 25ns.max th(BCLK–ALE) –4ns.min th(BCLK–WR) 0ns.mintd(BCLK–WR) 25ns.max th(BCLK–DB) 4ns.min td(BCLK–DB) 40ns.max td(DB–WR) th(WR–DB) VCC = 5V Figure 1.26.5. VCC =5V timing diagram (4)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 5V) 196 Memory Expansion Mode and Microprocessor Mode (When accessing external memory area with wait, and select multiplexed bus) BCLK CSi ALE RD 4ns.min tcyc ADi BHE ADi /DBi td(AD–ALE) Read timing 0ns.min BCLK CSi ALE –4ns.min 4ns.min 4ns.min tcyc ADi BHE ADi /DBi Write timing Address Measuring conditions :

VCC =5V
Input timing voltage : Determined with VIL=0.8V, VIH=2.5V
Output timing voltage : Determined with VOL =0.8V, VOH =2.0V (tcyc/2)ns.min AddressData input (tcyc/2)ns.min td(BCLK–ALE) (tcyc/2)ns.min th(WR–CS) Address (tcyc*3/2–40)ns.min td(BCLK–ALE) (tcyc/2)ns.min (tcyc/2-25)ns.min Address 25ns.max tSU(DB–RD) tac3(RD–DB) (tcyc/2)ns.min th(ALE–AD) 30ns.min td(AD–RD) 0ns.min tdz(RD–AD) 8ns.max td(AD–WR) 0ns.min Data output WR,WRL, WRH td(BCLK–CS) 25ns.max th(RD–CS) th(BCLK–CS) 4ns.min th(BCLK–AD) th(RD–DB) 0ns.min 40ns.min 25ns.max td(BCLK–AD) –4ns.min th(BCLK–ALE) td(BCLK–RD) 25ns.max th(RD–AD) th(BCLK–RD) 0ns.min td(BCLK–CS) 25ns.max th(BCLK–CS) th(BCLK–DB) 4ns.min th(WR–DB)td(DB–WR) th(BCLK–AD) td(AD–ALE) (tcyc/2–25)ns.min td(BCLK–AD) 25ns.max 25ns.max th(BCLK–ALE) 25ns.max td(BCLK–WR) th(BCLK–WR) th(WR–AD) td(BCLK–DB) 40ns.max VCC = 5V Figure 1.26.6. VCC =5V timing diagram (5)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Electrical characteristics (Vcc = 3V) 197 VCC = 3V Table 1.26.22. Electrical characteristics (referenced to VCC = 3V, VSS = 0V at Ta = 25oC, f(XIN) = 7MHZ(Note 1) with wait) Note 1: 10 MHZ for the mask ROM version and flash memory 5V version. Note 2: With one timer operated using fC32 . S y m b o l VO H H I G H o u t p u t v o l t a g eVO H VO L L O W o u t p u t v o l t a g e L O W o u t p u t v o l t a g eVO L H I G H o u t p u t v o l t a g e S t a n d a r d T y p . U n i tMeasuring condition V VXO U T 2.5 2.5 V0 . 5 VXO U T 0 . 5 0 . 5 M i nM a x 2.5 P a r a m e t e r IOH =-1mA IOH =-0.1mA IOH =-50µA IOL =1mA IOL =0.1mA IOL =50µA P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P 30 t o P 37, P 40 t o P 47, P 50 t o P 57, P 30 t o P 37, P 40 t o P 47, P 50 t o P 57, P 60 t o P 67, P 72 t o P 77, P 80 t o P 84, H I G H P O W E R LOWPOWER P 86, P 87, P 90 t o P 97, P 1 00 t o P 1 07 HIGHPOWER L O W P O W E R P60 to P67,P70 to P77,P80 to P84, P 86, P 87, P 90 t o P 97, P 1 00 t o P 1 07 H I G H P O W E R L O W P O W E R H I G H o u t p u t v o l t a g eX C O U T With no load applied With no load applied 3.0 1 . 6 V H y s t e r e s i s H y s t e r e s i s H I G H i n p u t c u r r e n t II H L O W i n p u t c u r r e n t IIL V RAM R A M r e t e n t i o n v o l t a g e Icc Power supply current VT -VT VT -VT 0.2 0 . 8V 0.2 1.8 V P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P t o P 37, P t o P 47, P t o P 57, P t o P 67, P t o P 77, P t o P 87, P t o P 97, P t o P 4 . 0 µ A µ A When clock is stopped 2.0 V S q u a r e w a v e , n o d i v i s i o n m A R E S E T XIN, RESET, CNVss, BYTE VI=3V VI=0V - 4 . 0 6 . 01 5 . 0f ( X I N ) = 7 M H z P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P t o P 37, P t o P 47, P t o P 57, P t o P 67, P t o P 77, P t o P 87, P t o P 97, P t o P XI N , R E S E T , C N V s s , B Y T E Square wave f ( XC I N ) = 3 2 k H z 4 0 . 0 µ A R f X I N R fXCIN Feedback resistance XIN F e e d b a c k r e s i s t a n c eX C I N 1 0 . 0 3.0 M M Square wave, no division f ( XI N ) = 1 0 M H z m A8 . 5 21.25 EPROM,One- time PROM versions Mask ROM version R P U L L U P 1 2 0 . 0 k P 00 t o P 07, P 10 t o P 17, P 20 t o P 27, P t o P 37, P t o P 47, P t o P 57, P t o P 67, P t o P 77, P t o P 84, P 86, P 87, P t o P 97, P t o P LOW output voltage VXC O U T 0 W i t h n o l o a d a p p l i e d W i t h n o l o a d a p p l i e d HIGHPOWER L O W P O W E R VI= 0 V 6 6 . 05 0 0 . 0 In single-chip mode, the output pins are open and other pins are V SS Pull-up resistance Ω Ω Ω Square wave, no division f ( XI N ) = 1 0 M H z m A13.5 21.25Flash memory 5V version EPROM,One-time PROM, mask ROM versions Square wave in RAM f ( XC I N ) = 3 2 k H z µ AFlash memory 5V version C L K4, T A 2O U T t o T A 4O U T, N M I , T B 0I N t o T B 5I N , I N T0 t o I N T5, A D T R G , C T S0 t o C T S2, C L K0 t o H O L D , R D Y , T A 0I N t o T A 4I N , K I0 t o K I3, R x D 0 t o R x D 2, SI N 3, SI N 1 . 0 µ A 2 0 . 0 0 . 9 µ A 2.8 µA f(XCIN)=32kHz f ( XC I N ) = 3 2 k H z Ta=85°C when clock is stopped Ta=25°C when clock is stopped Wh en a WAITinstruction is executed. Oscillation capacity High (Note2) W h e n a W A I T i n s t r u c t i o n i s e x e c u t e d O s c i l l a t i o n c a p a c i t y L o w N o t e S q u a r e w a v e , i n f l a s h m e m o r y f ( XC I N ) = 3 2 k H z 4.5 mAFlash memory 5V version 4 0 . 0

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Electrical characteristics (Vcc = 3V) 198 VCC = 3V Standard Min. Typ. Max tsu R O Resolution Absolute accuracy Setup time Output resistance Reference power supply input current Bits mAIVREF 1.0 1.0 Symbol Parameter Measuring condition Unit 20104 (Note1) R LADDER Ladder resistance µs9.8 10 40 Conversion time(8bit) 14.0tCONV VREF = VCC Standard Min. Typ. Max Resolution Absolute accuracy Bits LSB VREF = VCC Symbol Parameter Measuring condition Unit VREF = VCC = 3V, φAD = f(XIN)/2Sample & hold function not available (8 bit) kΩ µs kΩ µs Reference voltage Analog input voltage V VIA VREF

2.7 V CC

EPROM, One-time PROM Mask ROM, Flash memory (5V Version) Table 1.26.24. D-A conversion characteristics (referenced to VCC = 3V, VSS = AVSS = 0V, VREF = 3V at Ta = 25oC, f(XIN) = 7MHZ(Note2) unless otherwise specified) Note 1: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to “0016”. The A-D converter's ladder resistance is not included. Also, when DA register contents are not “00”, the current IVREF always flows even though Vref may have been set to be “unconnected” by the A-D control register. Note 2: 10 MHZ for the mask ROM version and flash memory 5V version. Note: 10 MHZ for the mask ROM version and flash memory 5V version. Table 1.26.23. A-D conversion characteristics (referenced to VCC = AVCC = VREF = 3V, VSS = AVSS = 0V at Ta = 25oC, f(XIN) = 7MHZ unless otherwise specified)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 199 Timing requirements (referenced to VCC = 3V, VSS = 0V at Ta = 25oC unless otherwise specified) 910 Min. Data input setup time nstsu(DB-RD) tsu(RDY-BCLK ) ParameterSymbol UnitMax. Standard RDY input setup time ns Data input hold time nsth(RD-DB) th(BCLK -RDY) nsRDY input hold time nsHOLD input setup timetsu(HOLD-BCLK ) nsHOLD input hold timeth(BCLK-HOLD ) Data input access time (no wait) nstac1(RD-DB) ns ns tac2(RD-DB) tac3(RD-DB) Data input access time (with wait) Data input access time (when accessing multiplex bus area) nsHLDA output delay timetd(BCLK-HLDA) (Note) (Note) (Note) Note: Calculated according to the BCLK frequency as follows: 100 ns ns ns ns ns tc tw(H) tw(L) tr tf Max.Min.ParameterSymbol UnitStandard External clock rise time External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock fall time 143 tac1(RD – DB) =f(BCLK) X 2 – 90 [ns] tac2(RD – DB) =f(BCLK) X 2 – 903 X 109 [ns] tac3(RD – DB) =f(BCLK) X 2 – 903 X 109 [ns] EPROM, One-time PROM Mask ROM, Flash memory (5V version) EPROM, One-time PROM Mask ROM, Flash memory (5V version) EPROM, One-time PROM Mask ROM, Flash memory (5V version) ns100 ns40 ns40 VCC = 3V Table 1.26.25. External clock input Table 1.26.26. Memory expansion and microprocessor modes

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 200 VCC = 3V Timing requirements (referenced to VCC = 3V, VSS = 0V at Ta = 25oC unless otherwise specified) Standard Max.Min. UnitParameterSymbol nstw(TAL) TAiIN input LOW pulse width 60 nstc(TA) TAiIN input cycle time 150 nstw(TAH) TAiIN input HIGH pulse width 60 Standard Max.Min. UnitParameterSymbol nstc(TA) TAiIN input cycle time 600 nstw(TAH) TAiIN input HIGH pulse width 300 nstw(TAL) TAiIN input LOW pulse width 300 Standard Max.Min. UnitParameterSymbol nstc(TA) TAiIN input cycle time 300 nstw(TAH) TAiIN input HIGH pulse width 150 nstw(TAL) TAiIN input LOW pulse width 150 Standard Max.Min. UnitParameterSymbol nstw(TAH) TAiIN input HIGH pulse width 150 nstw(TAL) TAiIN input LOW pulse width 150 Standard Max.Min. UnitParameterSymbol nstc(UP) TAiOUT input cycle time 3000 nstw(UPH) TAiOUT input HIGH pulse width 1500 nstw(UPL) TAiOUT input LOW pulse width 1500 nstsu(UP-TIN) TAiOUT input setup time 600 nsth(TIN-UP) TAiOUT input hold time 600 Table 1.26.28. Timer A input (gating input in timer mode) Table 1.26.29. Timer A input (external trigger input in one-shot timer mode) Table 1.26.30. Timer A input (external trigger input in pulse width modulation mode) Table 1.26.31. Timer A input (up/down input in event counter mode) Table 1.26.27. Timer A input (counter input in event counter mode)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 201 Timing requirements (referenced to VCC = 3V, VSS = 0V at Ta = 25oC unless otherwise specified) VCC = 3V Standard Max.Min.ParameterSymbol Unit nstc(TB) TBiIN input cycle time (counted on one edge) 150 nstw(TBH) TBiIN input HIGH pulse width (counted on one edge) 60 nstw(TBL) TBiIN input LOW pulse width (counted on one edge) 60 tw(TBH) nsTBiIN input HIGH pulse width (counted on both edges) 160 tw(TBL) nsTBiIN input LOW pulse width (counted on both edges) 160 tc(TB) nsTBiIN input cycle time (counted on both edges) 300 Standard Max.Min. ParameterSymbol Unit nstc(TB) TBiIN input cycle time 600 nstw(TBH) TBiIN input HIGH pulse width 300 tw(TBL) nsTBiIN input LOW pulse width 300 Standard Max.Min.ParameterSymbol Unit nstc(TB) TBiIN input cycle time 600 nstw(TBH) TBiIN input HIGH pulse width 300 tw(TBL) nsTBiIN input LOW pulse width 300 Standard Max.Min. ParameterSymbol Unit nstc(AD) AD TRG input cycle time (trigger able minimum) 1500 nstw(ADL) AD TRG input LOW pulse width 200 Standard Max.Min. ParameterSymbol Unit nstw(INH) INTi input HIGH pulse width 380 nstw(INL) INTi input LOW pulse width 380 Standard Max.Min. ParameterSymbol Unit nstc(CK) CLKi input cycle time 300 nstw(CKH) CLKi input HIGH pulse width 150 nstw(CKL) CLKi input LOW pulse width 150 th(C-Q) nsTxDi hold time 0 tsu(D-C) nsRxDi input setup time 50 th(C-D) nsRxDi input hold time 90 td(C-Q) nsTxDi output delay time 160 Table 1.26.32. Timer B input (counter input in event counter mode) Table 1.26.33. Timer B input (pulse period measurement mode) Table 1.26.34. Timer B input (pulse width measurement mode) Table 1.26.35. A-D trigger input Table 1.26.36. Serial I/O Table 1.26.37. External interrupt INTi inputs

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 202 td(BCLK-AD) Address output delay time 60 ns td(BCLK-CS) Chip select output delay time 60 ns th(BCLK-AD) Address output hold time (BCLK standard) 4 ns th(BCLK-CS) Chip select output hold time (BCLK standard) 4 ns td(BCLK-ALE) ALE signal output delay time 60 ns th(BCLK-ALE) ALE signal output hold time — 4 ns td(BCLK-RD) RD signal output delay time 60 ns th(BCLK-RD) RD signal output hold time 0 ns th(RD-AD) Address output hold time (RD standard) 0 ns td(BCLK-WR) WR signal output delay time 60 ns th(BCLK-WR) WR signal output hold time 0 ns th(WR-AD) Address output hold time (WR standard) 0 ns td(BCLK-DB) Data output delay time (BCLK standard) 80 ns th(BCLK-DB) Data output hold time (BCLK standard) 4 ns td(DB-WR) Data output delay time (WR standard) (Note1) ns th(WR-DB) Data output hold time (WR standard)(Note2) 0 ns Note 1: Calculated according to the BCLK frequency as follows: td(DB – WR) =f(BCLK) X 2 – 80 [ns] Symbol StandardMeasuring condition Max.Min.Parameter Unit Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC ) by a circuit of the right figure. For example, when VOL = 0.2VCC , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC / VCC ) = 6.7ns. DBi R C Switching characteristics (referenced to VCC = 3V, VSS = 0V at Ta = 25oC, CM15 = “1” unless otherwise specified) VCC = 3V Figure 1.26.1 Table 1.26.38. Memory expansion and microprocessor modes (with no wait)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 203 Switching characteristics (referenced to VCC = 3V, VSS = 0V at Ta = 25oC, CM15 = “1” unless otherwise specified) VCC = 3V Figure 1.26.1 Table 1.26.39. Memory expansion and microprocessor modes (when accessing external memory area with wait) td(BCLK-AD) Address output delay time 60 ns td(BCLK-CS) Chip select output delay time 60 ns th(BCLK-AD) Address output hold time (BCLK standard) 4 ns th(BCLK-CS) Chip select output hold time (BCLK standard) 4 ns td(BCLK-ALE) ALE signal output delay time 60 ns th(BCLK-ALE) ALE signal output hold time – 4 ns td(BCLK-RD) RD signal output delay time 60 ns th(BCLK-RD) RD signal output hold time 0 ns th(RD-AD) Address output hold time (RD standard) 0 ns td(BCLK-WR) WR signal output delay time 60 ns th(BCLK-WR) WR signal output hold time 0 ns th(WR-AD) Address output hold time (WR standard) 0 ns td(BCLK-DB) Data output delay time (BCLK standard) 80 ns th(BCLK-DB) Data output hold time (BCLK standard) 4 ns td(DB-WR) Data output delay time (WR standard) (Note1) ns th(WR-DB) Data output hold time (WR standard)(Note2) 0 ns Note 1: Calculated according to the BCLK frequency as follows: td(DB – WR) = f(BCLK) – 80 [ns] Symbol StandardMeasuring condition Max.Min.Parameter Unit Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC ) by a circuit of the right figure. For example, when VOL = 0.2VCC , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC / VCC ) = 6.7ns. DBi R C

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 204 VCC = 3V Switching characteristics (referenced to VCC = 3V, VSS = 0V at Ta = 25oC, CM15 = “1” unless otherwise specified) Table 1.26.40. Memory expansion and microprocessor modes (when accessing external memory area with wait, and select multiplexed bus) Symbol StandardMeasuring condition Max.Min.Parameter Unit td(BCLK-AD) Address output delay time 60 ns th(BCLK-AD) Address output hold time (BCLK standard) 4 ns td(BCLK-CS) Chip select output delay time 60 ns th(BCLK-CS) Chip select output hold time (BCLK standard) 4 ns nsth(RD-AD) Address output hold time (RD standard) (Note) td(BCLK-RD) RD signal output delay time 60 ns th(BCLK-RD) RD signal output hold time 0 ns nsth(WR-AD) Address output hold time (WR standard) (Note) td(BCLK-WR) WR signal output delay time 60 ns td(BCLK-DB) Data output delay time (BCLK standard) 80 ns th(BCLK-DB) Data output hold time (BCLK standard) 4 ns td(DB-WR) Data output delay time (WR standard) (Note) ns th(BCLK-ALE) ALE signal output hold time (BCLK standard) – 4 ns td(AD-ALE) ALE signal output delay time (Address standard) (Note) ns th(ALE-AD) ALE signal output hold time(Address standard) 50 ns th(BCLK-WR) WR signal output hold time 0 ns nsth(RD-CS) Chip select output hold time (RD standard) (Note) th(WR-CS) Chip select output hold time (WR standard) (Note) ns td(AD-RD) Post-address RD signal output delay time ns 0 td(AD-WR) Post-address WR signal output delay time ns 0 tdZ(RD-AD) Address output floating start time ns 8 td(BCLK-ALE) ALE signal output delay time (BCLK standard) ns 60 Note: Calculated according to the BCLK frequency as follows: th(RD – AD) = f(BCLK) X 2 [ns] th(WR – AD) = f(BCLK) X 2 10 9 [ns] th(RD – CS) = f(BCLK) X 2 [ns] th(WR – CS) = f(BCLK) X 2 10 9 [ns] td(DB – WR) = f(BCLK) X 2 – 80 [ns] X 3 td(AD – ALE) = f(BCLK) X 2 10 9 – 45 [ns] th(WR – DB) = f(BCLK) X 2 10 9 [ns] th(WR-DB) Data output hold time (WR standard) ns (Note) Figure 1.26.1

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 205 VCC = 3V tsu(D–C) TAiIN input TAiOUT input During event counter mode TBiIN input CLKi TxDi RxDi tc(TA) tw(TAH) tw(TAL) tc(UP) tw(UPH) tw(UPL) tc(TB) tw(TBH) tw(TBL) tc(AD) tw(ADL) tc(CK) tw(CKH) tw(CKL) tw(INL) tw(INH) td(C–Q) th(C–D) th(C–Q) th(TIN–UP) tsu(UP–TIN) TAiIN input (When count on falling edge is selected) TAiIN input (When count on rising edge is selected) TAiOUT input (Up/down input) INTi input AD TRG input Figure 1.26.7. VCC =3V timing diagram (1)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 206 VCC = 3V Measuring conditions :

VCC =3V
Input timing voltage : Determined with VIL=0.6V, VIH=2.4V
Output timing voltage : Determined with VOL =1.5V, VOH =1.5V Memory Expansion Mode and Microprocessor Mode BCLK HOLD input HLDA output P0, P1, P2, P3, P4, 0 to P52 (Valid with or without wait) Note: The above pins are set to high-impedance regardless of the input level of the BYTE pin and bit (PM06) of processor mode register 0 selects the function of ports P4 0 to P43. th(BCLK–HOLD)tsu(HOLD–BCLK) (Valid only with wait) td(BCLK–HLDA)td(BCLK–HLDA) Hi–Z RDY input tsu(RDY–BCLK) th(BCLK–RDY) BCLK RD (Multiplexed bus) (Multiplexed bus) WR, WRL, WRH WR, WRL, WRH (Separate bus) RD (Separate bus) Figure 1.26.8. VCC =3V timing diagram (2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 207 Read timing Write timing BCLK CSi ALE RD 60ns.max 4ns.min 4ns.min Hi–Z DB 0ns.min ADi BHE tcyc 80ns.min BCLK CSi ALE –4ns.min 60ns.max 0ns.min 4ns.min Hi–Z DB 4ns.min ADi BHE tcyc th(BCLK–ALE) th(BCLK–DB) td(BCLK–ALE) td(BCLK–WR) 0ns.min th(WR–AD) Memory Expansion Mode and Microprocessor Mode (With no wait) WR,WRL, WRH td(BCLK–CS) 60ns.max th(BCLK–CS) th(RD–CS) td(BCLK–AD) 60ns.max th(BCLK–AD) 60ns.max td(BCLK–ALE) –4ns.min th(RD–AD) 0ns.min td(BCLK–RD) th(BCLK–RD) tac1(RD–DB) th(RD–DB) 0ns.mintSU(DB–RD) td(BCLK–CS) th(BCLK–CS) 4ns.min60ns.max 0ns.min th(WR–CS) td(BCLK–AD) 60ns.max th(BCLK–AD) 60ns.max th(BCLK–ALE) th(BCLK–WR) td(BCLK–DB) th(WR–DB) td(DB–WR) (tcyc/2–80)ns.min 0ns.min 80ns.max 0ns.min VCC = 3V Figure 1.26.9. VCC =3V timing diagram (3)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 208 Read timing Write timing BCLK CSi ALE RD 4ns.min 4ns.min Hi–Z DB 80ns.min 0ns.min ADi BHE td(BCLK–WR) 60ns.max th(BCLK–WR) 0ns.min BCLK CSi td(BCLK–CS) 60ns.max td(BCLK–AD) ALE th(BCLK–ALE) th(BCLK–CS) 4ns.min tcyc 0ns.min th(WR–CS) 0ns.min th(WR–AD) ADi BHE td(BCLK–DB) 4ns.min th(BCLK–DB) td(DB–WR) (tcyc–80)ns.min 0ns.min th(WR–DB) DBi th(RD–AD) 0ns.min td(BCLK–ALE) 60ns.max tSU(DB–RD) Memory Expansion Mode and Microprocessor Mode (When accessing external memory area with wait) Measuring conditions :

VCC =3V
Input timing voltage : Determined with VIL=0.48V, VIH=1.5V
Output timing voltage : Determined with VOL =1.5V, VOH =1.5V WR,WRL, WRH td(BCLK–CS) 60ns.max th(RD–CS)tcyc td(BCLK–AD) 60ns.max th(BCLK–AD) –4ns.min th(BCLK–ALE) 60ns.max td(BCLK–RD) th(BCLK–RD) 0ns.min tac2(RD–DB) th(RD–DB) 0ns.min th(BCLK–AD) 60ns.max td(BCLK–ALE) 60ns.max –4ns.min 80ns.max th(BCLK–CS) 4ns.min VCC = 3V Figure 1.26.10. VCC =3V timing diagram (4)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Timing (Vcc = 3V) 209 Memory Expansion Mode and Microprocessor Mode (When accessing external memory area with wait, and select multiplexed bus) Measuring conditions :

VCC =3V
Input timing voltage : Determined with VIL=0.48V,VIH=1.5V
Output timing voltage : Determined with VOL =1.5V,VOH =1.5V Read timing Write timing 0ns.min BCLK CSi ALE 60ns.max –4ns.min th(BCLK–CS) 4ns.min tcyc ADi BHE 80ns.max th(BCLK–DB) 4ns.min td(DB–WR) (tcyc*3/2–80)ns.min ADi /DBi Address Data output (tcyc/2)ns.min Address (tcyc/2–60)ns.min td(BCLK–ALE) td(BCLK–WR) 4ns.min BCLK CSi td(BCLK–CS) 60ns.max ALE RD 4ns.min th(BCLK–CS) 4ns.min tcyc ADi BHE ADi /DBi th(RD–DB) 0ns.min Address (tcyc/2)ns.min Data inputAddress tac3(RD–DB) tdz(RD–AD) 8ns.max td(AD–RD) 0ns.min td(AD–WR) WR,WRL, WRH th(RD–CS) td(AD–ALE) (tcyc/2–45)ns.min tSU(DB–RD) 80ns.min th(ALE–AD) 50ns.min td(BCLK–AD) 60ns.max 60ns.max td(BCLK–ALE) th(BCLK–ALE) –4ns.min (tcyc/2)ns.min th(RD–AD) th(BCLK–AD) th(BCLK–RD) 0ns.mintd(BCLK–RD) 60ns.max td(BCLK–CS) 60ns.max th(WR–CS) (tcyc/2)ns.min td(BCLK–DB) td(AD–ALE) td(BCLK–AD) 60ns.max th(WR–DB) (tcyc/2)ns.min th(BCLK–AD) th(WR–AD) th(BCLK–WR) th(BCLK–ALE) 0ns.min 60ns.max VCC = 3V Figure 1.26.11. VCC =3V timing diagram (5)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 210 GZZ SH12 58B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620M8-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30620M8-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C201 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30620M8 - ROM(64K) 0000F 0001016 2FFFF 16 3000016 3FFFF 16 Microcomputer type No. : M30620M8-XXXFP '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '0 ' = 3016 'M ' = 4D16 '8 ' = 3816 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30620M8 - ROM(64K) 0000F 0001016 6FFFF 16 7000016 7FFFF 16 Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30620M8-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 211 GZZ SH12 58B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620M8-XXXGP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30620M8-XXXFP, submit the 100P6S mark specification sheet. For the M30620M8-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z EPROM type 27C201 Code entered in source program .SECTION ASCIICODE, ROM DATA .ORG 0C0000H .BYTE ' M30620M8- ' 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30620M8- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks File code : (hex) Microcomputer type No. : M30620M8-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) M30620M8-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 212 GZZ SH12 58B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620M8-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 213 GZZ SH12 60B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620MA-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30620MA-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C201 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30620MA- ROM(96K) 0000F 0001016 27FFF 16 2800016 3FFFF 16 Microcomputer type No. : M30620MA-XXXFP '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '0 ' = 3016 'M ' = 4D16 'A ' = 4116 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30620MA - ROM(96K) 0000F 0001016 67FFF 16 6800016 7FFFF 16 Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30620MA-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 214 GZZ SH12 60B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620MA-XXXGP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. EPROM type 27C201 Code entered in source program .SECTION ASCIICODE, ROM DATA .ORG 0C0000H .BYTE ' M30620MA- ' 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30620MA- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30620MA-XXXFP, submit the 100P6S mark specification sheet. For the M30620MA-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification File code : (hex) Microcomputer type No. : M30620MA-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z M30620MA-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 215 GZZ SH12 60B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620MA-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 216 GZZ SH12 62B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620MC-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30620MC-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C201 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30620MC- ROM(128K) 0000F 0001016 1FFFF 16 2000016 3FFFF 16 Microcomputer type No. : '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '0 ' = 3016 'M ' = 4D16 'C ' = 4316 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30620MC - ROM(128K) 0000F 0001016 5FFFF 16 6000016 7FFFF 16 Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30620MC-XXXFP M30620MC-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 217 GZZ SH12 62B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620MC-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. EPROM type 27C201 Code entered in source program .SECTION ASCIICODE, ROM DATA .ORG 0C0000H .BYTE ' M30620MC- ' 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30620MC- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30620MC-XXXFP, submit the 100P6S mark specification sheet. For the M30620MC-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification File code : (hex) Microcomputer type No. : M30620MC-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z M30620MC-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 218 GZZ SH12 62B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30620MC-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 219 GZZ SH12 74B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622M4-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30622M4-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C101 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622M4- ROM(32K) 0000F 0001016 17FFF 16 1800016 1FFFF 16 Microcomputer type No. : M30622M4-XXXFP '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '2 ' = 3216 'M ' = 4D16 '4 ' = 3416 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 27C201 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622M4 - ROM(32K) 0000F 0001016 37FFF 16 3800016 3FFFF 16 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622M4 - ROM(32K) 0000F 0001016 77FFF 16 7800016 7FFFF 16 Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30622M4-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 220 GZZ SH12 74B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622M4-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. EPROM type 27C101 Code entered in source program .SECTION ASCIICODE, ROM DATA .ORG 0E0000H .BYTE ' M30622M4- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks 27C201 .SECTION ASCIICODE, ROM DATA .ORG 0C0000H .BYTE ' M30622M4- ' 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30622M4- ' The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30622M4-XXXFP, submit the 100P6S mark specification sheet. For the M30622M4-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification File code : (hex) Microcomputer type No. : M30622M4-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z M30622M4-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 221 GZZ SH12 74B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622M4-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 222 GZZ SH12 64B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622M8-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30622M8-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C201 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622M8 - ROM(64K) 0000F 0001016 2FFFF 16 3000016 3FFFF 16 Microcomputer type No. : M30622M8-XXXFP '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '2 ' = 3016 'M ' = 4D16 '8 ' = 3816 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622M8 - ROM(64K) 0000F 0001016 6FFFF 16 7000016 7FFFF 16 Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30622M8-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 223 GZZ SH12 64B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622M8-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30622M8-XXXFP, submit the 100P6S mark specification sheet. For the M30622M8-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z EPROM type 27C201 Code entered in source program .SECTION ASCIICODE, ROM DATA .ORG 0C0000H .BYTE ' M30622M8- ' 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30622M8- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks File code : (hex) Microcomputer type No. : M30622M8-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) M30622M8-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 224 GZZ SH12 64B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622M8-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 225 GZZ SH12 66B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622MA-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30622MA-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C201 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622MA- ROM(96K) 0000F 0001016 27FFF 16 2800016 3FFFF 16 Microcomputer type No. : M30622MA-XXXFP '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '2 ' = 3216 'M ' = 4D16 'A ' = 4116 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622MA - ROM(96K) 0000F 0001016 67FFF 16 6800016 7FFFF 16 Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30622MA-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 226 GZZ SH12 66B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622MA-XXXGP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. EPROM type 27C201 Code entered in source program .SECTION ASCIICODE, ROM DATA .ORG 0C0000H .BYTE ' M30622MA- ' 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30622MA- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30622MA-XXXFP, submit the 100P6S mark specification sheet. For the M30622MA-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification File code : (hex) Microcomputer type No. : M30622MA-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z M30622MA-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 227 GZZ SH12 66B <82A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622MA-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 228 GZZ SH12 03B <77A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622MC-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30622MC-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C201 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622MC- ROM(128K) 0000F 0001016 1FFFF 16 2000016 3FFFF 16 Microcomputer type No. : '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '2 ' = 3216 'M ' = 4D16 'C ' = 4316 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30622MC - ROM(128K) 0000F 0001016 5FFFF 16 6000016 7FFFF 16 Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30622MC-XXXFP M30622MC-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 229 GZZ SH12 03B <77A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622MC-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. EPROM type 27C201 Code entered in source program .SECTION ASCIICODE, ROM DATA .ORG 0C0000H .BYTE ' M30622MC- ' 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30622MC- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30622MC-XXXFP, submit the 100P6S mark specification sheet. For the M30622MC-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification File code : (hex) Microcomputer type No. : M30622MC-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z M30622MC-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 230 GZZ SH12 03B <77A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30622MC-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 231 GZZ SH12 78B <83A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30624MG-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note : Please complete all items marked . Checksum code for total EPROM area : (hex) (1) Write “FF16” to the lined area. (2) The area from 0000016 to 0000F16 is for storing data on the product type name. The ASCII code for 'M30624MG-' is shown at right. The data in this table must be written to address 00000 16 to 0000F16. Both address and data are shown in hex. 'M ' = 4D160000016 0000116 0000216 0000316 0000416 0000516 0000616 0000716 Address ' — ' = 2D160000816 0000916 0000A16 0000B16 0000C 16 0000D 16 0000E16 0000F16 Address EPROM type : 27C401 Address 0000016 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Product : Area containing ASCII code for M30624MG- ROM(128K) 0000F 0001016 3FFFF 16 4000016 7FFFF 16 Microcomputer type No. : M30624MG-XXXFP '0 ' = 3016 '6 ' = 3616 '2 ' = 3216 '4 ' = 3416 'M ' = 4D16 'G ' = 4716 FF16 FF16 FF16 FF16 FF16 FF16 FF16 '3 ' = 3316 Supervisorsignature Receipt Date : Section head signature Customer Company name Date issued Date : TEL ( ) Issuancesignature Submitted by Supervisor 1. Check sheet Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern. Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi. In the case of EPROMs M30624MG-XXXGP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 232 GZZ SH12 78B <83A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30624MG-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet. The ASCII code for the type No. can be written to EPROM addresses 0000016 to 0000F16 by specifying the pseudo-instructions for the respective EPROM type shown in the following table at the beginning of the assembler source program. EPROM type Code entered in source program 27C401 .SECTION ASCIICODE, ROM DATA .ORG 080000H .BYTE ' M30624MG- ' Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk. In the case of floppy disks The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi. For the M30624MG-XXXFP, submit the 100P6S mark specification sheet. For the M30624MG-XXXGP, submit the 100P6Q mark specification sheet. 2. Mark specification File code : (hex) Microcomputer type No. : M30624MG-XXXFP Mask file name : .MSK (alpha-numeric 8-digit) 3. Usage Conditions For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered. (1) Which kind of XIN-XOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XIN) = MH Z M30624MG-XXXGP

t Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 233 GZZ SH12 78B <83A0> MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M30624MG-XXXFP/GP MASK ROM CONFIRMATION FORM Mask ROM number 4. Special item (Indicate none if there is no specified item) (2) Which kind of XCIN-XCOUT oscillation circuit is used? Ceramic resonator Quartz-crystal oscillator External clock input Other ( ) What frequency do you use? f(XCIN) = kH Z (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating ambient temperature do you use? –10 °C to 75 °C –20 °C to 75 °C –40 °C to 75 °C –10 °C to 85 °C –20 °C to 85 °C –40 °C to 85 °C (5) Which operating supply voltage do you use? Thank you cooperation.

Description (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 234 Item Power supply voltage Program/erase voltage Flash memory operation mode Erase block division Program method Erase method Program/erase control method Protect method Number of commands Program/erase count ROM code protect Performance 5V version: 2.7V to 5.5 V (f(XIN)=16MHz, without wait, 4.2V to 5.5V, f(X IN)=10MHz, with one wait, 2.7V to 5.5V) 3V version: 2.4V to 3.6 V (f(XIN)=10MHz, without wait, 2.7V to 3.6V, f(XIN)=7MHz, without wait, 2.4V to 3.6V) 5V version: 4.2V to 5.5 V (f(XIN)=12.5MHz, with one wait, f(X IN)=6.25MHz, without wait) 3V version: 2.7V to 3.6 V (f(XIN)=10MHz, with one wait, f(X IN)=6.25MHz, without wait) Three modes (parallel I/O, standard serial I/O, CPU rewrite) See Figure 1.28.1 One division (8 Kbytes) (Note 1) In units of pages (in units of 256 bytes) Collective erase/block erase Program/erase control by software command Protected for each block by lock bit 8 commands 100 times Parallel I/O and standard serial modes are supported. Note1: The boot ROM area contains a standard serial I/O mode control program which is stored in it when shipped from the factory. This area can be erased and programmed in only parallel I/O mode. Note2: Refer to recommended operating conditions about 5 V version. 3V version relationship between main clock oscillation frequency and supply voltage are as follows. User ROM area Boot ROM area 3V version main clock input oscillation frequency(Max.) (Note2) 10MHz (V CC =2.7V to 3.6V,without wait) 10 X VCC - 17 MHz (VCC =2.4V to 2.7V,without wait) 3V version power supply current (Notes 3, 4) 12.0mA(Typ.), 21.25mA(Max.) (VCC =3V, f(XIN)=10MHz, square wave, no division, without wait) 40µA(Typ.) (VCC =3V, f(XCIN)=32kHz, square wave, without wait) [operate in RAM] Note3: Refer to electric characteristic about 5V version. Note4: A standard value in stop and wait modes do not depend on a kind of memory to have built-in and is the same class. Refer to electric characteristic in VCC =3V. Main clock input oscillation frequency (flash memory 3V version, without wait) /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 10.0 7.0 0.0 2.4 2.7 3.6 Operating maximum frequency [MH Supply voltage[V](BCLK: no division)

10 X VCC - 17MHZ

700µA(Typ.) (VCC =3V, f(XCIN)=32kHz, square wave, without wait) [operate in flash memory] Table 1.28.1. Outline Performance of the M16C/62 (flash memory version) Outline Performance Table 1.28.1 shows the outline performance of the M16C/62 (flash memory version) and Table 1.28.2 shows the power supply current( Typ.). 5V power supply current(5V version)f(XIN)=16MHz, without wait, No division35mA 28mA 25mA Remark Division by 4 in program/erase 3V power supply current(5V version)f(XIN)=10MHz, with wait, No division13.5mA - 3V power supply current(3V version)f(XIN)=10MHz, without wait, No division12mA 17mA 14mA Parameter Measuring condition Standard (Typ.) Read Program Erase Division by 2 in program/erase Table 1.28.2. Power supply current (typ.) of the M16C/62 (flash memory version)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Description (Flash Memory Version) 235 Flash Memory The M16C/62 (flash memory version) contains the DINOR (DIvided bit line NOR) type of flash memory that can be rewritten with a single voltage of 5 V or 3.3 V. For this flash memory, three flash memory modes are available in which to read, program, and erase: parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and a CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow. The flash memory is divided into several blocks as shown in Figure 1.28.1, so that memory can be erased one block at a time. Each block has a lock bit to enable or disable execution of an erase or program operation, allowing for data in each block to be protected. In addition to the ordinary user ROM area to store a microcomputer operation control program, the flash memory has a boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user’s application system. This boot ROM area can be rewritten in only parallel I/O mode. Figure 1.28.1. Block diagram of flash memory version 0C0000 16 0D0000 16 Block 6 : 64K byte Block 5 : 64K byte 0E000016 Block 4 : 64K byte 0F000016 Block 3 : 32K byte 0F800016 Block 2 : 8K byte 0FA000 16 Block 1 : 8K byte Block 0 : 16K byte0FC000 16 User ROM area 8K byte0FE000 16 0FFFFF 16 0FFFFF 16 Boot ROM area Flash memory size Flash memory start address

256 K byte 0C0000 16

Note 1: The boot ROM area can be rewritten in only parallel input/output mode. (Access to any other areas is inhibited.) Note 2: To specify a block, use the maximum address in the block that is an even address.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 236 CPU Rewrite Mode In CPU rewrite mode, the on-chip flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU). In CPU rewrite mode, only the user ROM area shown in Figure 1.28.1 can be rewritten; the boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the user ROM area and each block area. The control program for CPU rewrite mode can be stored in either user ROM or boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to any area other than the internal flash memory before it can be executed. Microcomputer Mode and Boot Mode The control program for CPU rewrite mode must be written into the user ROM or boot ROM area in parallel I/O mode beforehand. (If the control program is written into the boot ROM area, the standard serial I/O mode becomes unusable.) See Figure 1.28.1 for details about the boot ROM area. Normal microcomputer mode is entered when the microcomputer is reset with pulling CNV SS pin low. In this case, the CPU starts operating using the control program in the user ROM area. When the microcomputer is reset by pulling the P5 5 pin low, the CNVSS pin high, and the P50 pin high, the CPU starts operating using the control program in the boot ROM area. This mode is called the “boot” mode. The control program in the boot ROM area can also be used to rewrite the user ROM area. Block Address Block addresses refer to the maximum even address of each block. These addresses are used in the block erase command, lock bit program command, and read lock status command.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 237 Outline Performance (CPU Rewrite Mode) In the CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. Operations must be executed from a memory other than the internal flash memory, such as the internal RAM. When the CPU rewrite mode select bit (bit 1 at address 03B7 16) is set to “1”, transition to CPU rewrite mode occurs and software commands can be accepted. In the CPU rewrite mode, write to and read from software commands and data into even-numbered ad- dress (“0” for byte address A0) in 16-bit units. Always write 8-bit software commands into even-numbered address. Commands are ignored with odd-numbered addresses. Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register. Figure 1.29.1 shows the flash memory control register 0 and the flash memory control register 1. Bit 0 of the flash memory control register 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is “0”. Otherwise, it is “1”. Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. The CPU rewrite mode is entered by setting this bit to “1”, so that software commands become acceptable. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, write bit 1 in an area other than the internal flash memory. To set this bit to “1”, it is necessary to write “0” and then write “1” in succession. The bit can be set to “0” by only writing a “0” . Bit 2 of the flash memory control register 0 is a lock bit disable bit. By setting this bit to “1”, it is possible to disable erase and write protect (block lock) effectuated by the lock bit data. The lock bit disable select bit only disables the lock bit function; it does not change the lock data bit value. However, if an erase operation is performed when this bit =“1”, the lock bit data that is “0” (locked) is set to “1” (unlocked) after erasure. To set this bit to “1”, it is necessary to write “0” and then write “1” in succession. This bit can be manipulated only when the CPU rewrite mode select bit = “1”. Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU rewrite mode and when flash memory access has failed. When the CPU rewrite mode select bit is “1”, writing “1” for this bit resets the control circuit. To release the reset, it is necessary to set this bit to “0”. Bit 5 of the flash memory control register 0 is a user ROM area select bit which is effective in only boot mode. If this bit is set to “1” in boot mode, the area to be accessed is switched from the boot ROM area to the user ROM area. When the CPU rewrite mode needs to be used in boot mode, set this bit to “1”. Note that if the microcomputer is booted from the user ROM area, it is always the user ROM area that can be accessed and this bit has no effect. When in boot mode, the function of this bit is effective regardless of whether the CPU rewrite mode is on or off. Use the control program except in the internal flash memory to rewrite this bit.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 239 End Start Execute read array command or reset flash memory by setting flash memory reset bit (by writing “1” and then “0” in succession) (Note 3) Single-chip mode, memory expansion mode, or boot mode Set processor mode register (Note 1) Using software command execute erase, program, or other operation (Set lock bit disable bit as required) Jump to transferred control program in RAM (Subsequent operations are executed by control program in this RAM) Transfer CPU rewrite mode control program to internal RAM Note 1: During CPU rewrite mode, set the main clock frequency as shown below using the main clock divide ratio select bit (bit 6 at address 0006 16 and bits 6 and 7 at address 000716):

6.25 MHz or less when wait bit (bit 7 at address 000516) = “0” (without internal access wait state)

12.5 MHz or less when wait bit (bit 7 at address 000516) = “1” (with internal access wait state)

Note 2: For CPU rewrite mode select bit to be set to “1”, the user needs to write a “0” and then a “1” to it in succession. When it is not this procedure, it is not enacted in “1”. This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Note 3: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to execute a read array command or reset the flash memory. Note 4: “1” can be set. However, when this bit is “1”, user ROM area is accessed. (Boot mode only) Write “0” to user ROM area select bit (Note 4) Write “0” to CPU rewrite mode select bit (Boot mode only) Set user ROM area select bit to “1” Set CPU rewrite mode select bit to “1” (by writing “0” and then “1” in succession)(Note 2) Program in ROM Program in RAM Figure 1.29.2. CPU Rewrite Mode Set/Reset Flowchart Figure 1.29.3. Shifting to The Low Speed Mode Flowchart End Start XIN oscillating Transfer the program to be executed in the low speed mode, to the internal RAM. Switch the count source of BCLK. XIN stop. (Note 2) Jump to transferred control program in RAM (Subsequent operations are executed by control program in this RAM) Note 1: For flash memory power supply-OFF bit to be set to “1”, the user needs to write a “0” and then a “1” to it in succession. When it is not this procedure, it is not enacted in “1”. This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval. Note 2: Before the count source for BCLK can be changed from XIN to XCIN or vice versa, the clock to which the count source is going to be switched must be oscillating stably. Wait time until the internal circuit stabilizes (Set NOP instruction about twice) Set flash memory power supply-OFF bit to “0” Set flash memory power supply-OFF bit to “1” (by writing “0” and then “1” in succession)(Note 1) Program in ROM Program in RAM Process of low speed mode Wait until the XIN has stabilized Switch the count source of BCLK (Note 2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 240 Precautions on CPU Rewrite Mode Described below are the precautions to be observed when rewriting the flash memory in CPU rewrite mode. (1) Operation speed During CPU rewrite mode, set the main clock frequency as shown below using the main clock divide ratio select bit (bit 6 at address 0006 16 and bits 6 and 7 at address 000716):

6.25 MHz or less when wait bit (bit 7 at address 000516) = 0 (without internal access wait state)

12.5 MHz or less when wait bit (bit 7 at address 000516) = 1 (with internal access wait state)

(2) Instructions inhibited against use The instructions listed below cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction (3) Interrupts inhibited against use The address match interrupt cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory. If interrupts have their vector in the variable vector table, they can be used by transferring the vector into the RAM area. The NMI and watchdog timer interrupts each can be used to change the flash memory’s operation mode forcibly to read array mode upon occurrence of the interrupt. Since the rewrite operation is halted when the NMI and watchdog timer interrupts occur, the erase/program operation needs to be performed over again. Disabling erase or rewrite operations for address FC000 16 to address FFFFF16 in the user ROM block disables these operations for all subsequent blocks as well. Therefore, it is recommended to rewrite this block in the standard serial I/O mode. (4) Internal reserved area expansion bit (Bit 3 at address 0005 16) The reserved area of the internal memory can be changed by using the internal reserved area expan- sion bit (bit 3 at address 0005 16). However, if the CPU rewrite mode select bit (bit 1 at address 03B716) is set to 1, the internal reserved area expansion bit (bit 3 at address 000516) also is set to 1 automati- cally. Similarly, if the CPU rewrite mode select bit (bit 1 at address 03B716) is set to 0, the internal reserved area expansion bit (bit 3 at address 000516) also is set to 0 automatically. The precautions above apply to the M30624FG and M30624FGL only. (5) Reset Reset input is always accepted. After a reset, the addresses 0C000016 through 0CFFFF16 are made a reserved area and cannot be accessed. Therefore, if your product has this area in the user ROM area, do not write any address of this area to the reset vector. This area is made accessible by changing the internal reserved area expansion bit (bit 3 at address 0005 16) in a program. (6) Access disable Write CPU rewrite mode select bit, flash memory power supply-OFF bit and user ROM area select bit in an area other than the internal flash memory. (7) How to access For CPU rewrite mode select bit, lock bit disable bit, and flash memory power supply-OFF bit to be set to “1”, the user needs to write a “0” and then a “1” to it in succession. When it is not this procedure, it is not enacted in “1”. This is necessary to ensure that no interrupt or DMA transfer will be executed during the interval.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 241 Command Page program Clear status register Read array Read status register X X X X(Note 3) First bus cycle Second bus cycle Third bus cycle FF16 7016 5016 4116 Write Write Write Write XS R DRead Write Lock bit program X 7716Write BA D0 16Write Erase all unlock block X A716Write X D0 16Write WA1 WD1Write (Note 2) WA0 (Note 3)WD0 (Note 3) Block erase X 2016Write D0 16Write BA (Note 4) Read lock bit status X 7116Write BA D 6Read (Note 5) Mode Address Mode Address Mode AddressData (D0 to D7) Data (D0 to D7) Data (D0 to D7) (Note 6) Note 1: When a software command is input, the high-order byte of data (D8 to D15) is ignored. Note 2: SRD = Status Register Data Note 3: WA = Write Address, WD = Write Data WA and WD must be set sequentially from 00 16 to FE16 (byte address; however, an even address). The page size is 256 bytes. Note 4: BA = Block Address (Enter the maximum address of each block that is an even address.) Note 5: D 6 corresponds to the block lock status. Block not locked when D6 = 1, block locked when D6 = 0. Note 6: X denotes a given address in the user ROM area (that is an even address). Software Commands Table 1.29.1 lists the software commands available with the M16C/62 (flash memory version). After setting the CPU rewrite mode select bit to 1, write a software command to specify an erase or program operation. Note that when entering a software command, the upper byte (D 8 to D15) is ignored. The content of each software command is explained below. Table 1.29.1. List of Software Commands (CPU Rewrite Mode) Read Array Command (FF16) The read array mode is entered by writing the command code “FF16” in the first bus cycle. When an even address to be read is input in one of the bus cycles that follow, the content of the specified address is read out at the data bus (D 0–D 15), 16 bits at a time. The read array mode is retained intact until another command is written. Read Status Register Command (7016) When the command code “7016” is written in the first bus cycle, the content of the status register is read out at the data bus (D0–D 7) by a read in the second bus cycle. The status register is explained in the next section. Clear Status Register Command (5016) This command is used to clear the bits SR3 to 5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code “50 16” in the first bus cycle.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 246 Data Protect Function (Block Lock) Each block in Figure 1.28.1 has a nonvolatile lock bit to specify that the block be protected (locked) against erase/write. The lock bit program command is used to set the lock bit to 0 (locked). The lock bit of each block can be read out using the read lock bit status command. Whether block lock is enabled or disabled is determined by the status of the lock bit and how the flash memory control register 0’s lock bit disable bit is set. (1) When the lock bit disable bit = 0, a specified block can be locked or unlocked by the lock bit status (lock bit data). Blocks whose lock bit data = 0 are locked, so they are disabled against erase/write. On the other hand, the blocks whose lock bit data = 1 are not locked, so they are enabled for erase/ write. (2) When the lock bit disable bit = 1, all blocks are nonlocked regardless of the lock bit data, so they are enabled for erase/write. In this case, the lock bit data that is 0 (locked) is set to 1 (nonlocked) after erasure, so that the lock bit-actuated lock is removed. Status Register The status register indicates the operating status of the flash memory and whether an erase or program operation has terminated normally or in an error. The content of this register can be read out by only writing the read status register command (70 16). Table 1.29.2 details the status register. The status register is cleared by writing the Clear Status Register command (5016). After a reset, the status register is set to “8016.” Each bit in this register is explained below. Write state machine (WSM) status (SR7) After power-on, the write state machine (WSM) status is set to 1. The write state machine (WSM) status indicates the operating status of the device, as for output on the ____ RY/BY pin. This status bit is set to 0 during auto write or auto erase operation and is set to 1 upon completion of these operations. Erase status (SR5) The erase status informs the operating status of auto erase operation to the CPU. When an erase error occurs, it is set to 1. The erase status is reset to 0 when cleared.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 247 Each bit of SRD SR4 (bit4) SR5 (bit5) SR7 (bit7) SR6 (bit6) Status name Definition SR1 (bit1) SR2 (bit2) SR3 (bit3) SR0 (bit0) "1" "0" Program status Erase status Write state machine (WSM) status Reserved Reserved Reserved Block status after program Reserved Ready Busy Terminated in error Terminated in error Terminated in error Terminated normally Terminated normally Terminated normally Program status (SR4) The program status informs the operating status of auto write operation to the CPU. When a write error occurs, it is set to 1. The program status is reset to 0 when cleared. When an erase command is in error (which occurs if the command entered after the block erase command (20 16) is not the confirmation command (D016), both the program status and erase status (SR5) are set to 1. When the program status or erase status = 1, the following commands entered by command write are not accepted. Also, in one of the following cases, both SR4 and SR5 are set to 1 (command sequence error): (1) When the valid command is not entered correctly (2) When the data entered in the second bus cycle of lock bit program (77 16/D016), block erase (2016/D016), or erase all unlock blocks (A716/D016) is not the D016 or FF16. However, if FF16 is entered, read array is assumed and the command that has been set up in the first bus cycle is canceled. Block status after program (SR3) If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), “1” is set for the program status after-program at the end of the page write operation. In other words, when writing ends successfully, “80 16” is output; when writing fails, “9016” is output; and when excessive data is written, “8816” is output. Table 1.29.2. Definition of each bit in status register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU Rewrite Mode (Flash Memory Version) 248 Read status register SR4=1 and SR5 =1 ? NO Command sequence error YES SR5=0? YES Block erase errorNO SR4=0? YES Program error (page or lock bit) NO SR3=0? YES Program error (block) NO End (block erase, program) Execute the clear status register command (5016) to clear the status register. Try performing the operation one more time after confirming that the command is entered correctly. Should a block erase error occur, the block in error cannot be used. Execute the read lock bit status command (71 16) to see if the block is locked. After removing lock, execute write operation in the same way. If the error still occurs, the page in error cannot be used. After erasing the block in error, execute write operation one more time. If the same error still occurs, the block in error cannot be used. Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlock blocks and lock bit program commands is accepted. Execute the clear status register command (50 16) before executing these commands. Full Status Check By performing full status check, it is possible to know the execution results of erase and program operations. Figure 1.29.8 shows a full status check flowchart and the action to be taken when each error occurs. Figure 1.29.8. Full status check flowchart and remedial procedure for errors

Functions To Inhibit Rewriting (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 249 Symbol Address When reset ROMCP 0FFFFF 16 FF16 ROM code protect level 2 set bit (Note 1, 2) 00: Protect enabled 01: Protect enabled 10: Protect enabled 11: Protect disabled ROM code protect control address Bit name FunctionBit symbol b7 b6 b5 b4 b3 b2 b1 b0 00: Protect removed 01: Protect set bit effective 10: Protect set bit effective 11: Protect set bit effective 00: Protect enabled 01: Protect enabled 10: Protect enabled 11: Protect disabled ROM code protect reset bit (Note 3) ROM code protect level 1 set bit (Note 1) ROMCP2 ROMCR ROMCP1 b3 b2 b5 b4 b7 b6 Note 1: When ROM code protect is turned on, the on-chip flash memory is protected against readout or modification in parallel input/output mode. Note 2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc. also is inhibited. Note 3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and ROM code protect level 2. However, since these bits cannot be changed in parallel input/ output mode, they need to be rewritten in serial input/output or some other mode. Reserved bit Always set this bit to 1. Functions To Inhibit Rewriting Flash Memory Version To prevent the contents of the flash memory version from being read out or rewritten easily, the device incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode. ROM code protect function The ROM code protect function reading out or modifying the contents of the flash memory version by using the ROM code protect control address (0FFFFF 16) during parallel I/O mode. Figure 1.29.9 shows the ROM code protect control address (0FFFFF16). (This address exists in the user ROM area.) If one of the pair of ROM code protect bits is set to 0, ROM code protect is turned on, so that the contents of the flash memory version are protected against readout and modification. ROM code protect is imple- mented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default. If both of the two ROM code protect reset bits are set to “00,” ROM code protect is turned off, so that the contents of the flash memory version can be read out or modified. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/ O or some other mode to rewrite the contents of the ROM code protect reset bits. Figure 1.29.9. ROM code protect control address

Functions To Inhibit Rewriting (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 250 ID Code Check Function Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the peripheral unit is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the peripheral unit are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 0FFFDF 16, 0FFFE316, 0FFFEB 16, 0FFFEF16, 0FFFF316, 0FFFF716, and 0FFFFB16. Write a program which has had the ID code preset at these addresses to the flash memory. Figure 1.29.10. ID code store addresses Reset vector Watchdog timer vector Single step vector Address match vector BRK instruction vector Overflow vector Undefined instruction vector ID7 ID6 ID5 ID4 ID3 ID2 ID1 DBC vector NMI vector 0FFFFC 16 to 0FFFFF16 0FFFF8 16 to 0FFFFB16 0FFFF4 16 to 0FFFF716 0FFFF0 16 to 0FFFF316 0FFFEC 16 to 0FFFEF16 0FFFE8 16 to 0FFFEB16 0FFFE4 16 to 0FFFE716 0FFFE0 16 to 0FFFE316 0FFFDC 16 to 0FFFDF16 4 bytes Address

Appendix Parallel I/O Mode (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 251 Parallel I/O Mode In this mode, the M16C/62 (flash memory version) operates in a manner similar to the flash memory M5M29FB/T800 from Mitsubishi. Since there are some differences with regard to the functions not avail- able with the microcomputer and matters related to memory capacity, the M16C/62 cannot be programed by a programer for the flash memory. Use an exclusive programer supporting M16C/62 (flash memory version). Refer to the instruction manual of each programer maker for the details of use. User ROM and Boot ROM Areas In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 1.28.1 can be rewritten. Both areas of flash memory can be operated on in the same way. Program and block erase operations can be performed in the user ROM area. The user ROM area and its blocks are shown in Figure 1.28.1. The boot ROM area is 8 Kbytes in size. In parallel I/O mode, it is located at addresses 0FE000 16 through 0FFFFF 16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.) In the boot ROM area, an erase block operation is applied to only one 8 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the Mitsubishi factory. Therefore, using the device in standard serial input/output mode, you do not need to write to the boot ROM area.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Appendix Standard Serial I/O Mode (Flash Memory Version) 252 Pin Description VCC ,VSS Apply program/erase protection voltage to Vcc pin and 0 V to Vss pin. CNV SS Connect to Vcc pin. RESET Reset input pin. While reset is "L" level, a 20 cycle or longer clock must be input to XIN pin. XIN Connect a ceramic resonator or crystal oscillator between XIN and XOUT pins. To input an externally generated clock, input it to XIN pin and open XOUT pin.XOUT BYTE Connect this pin to Vcc or Vss. AV CC , AVSS VREF Connect AVSS to Vss and AVcc to Vcc, respectively. Enter the reference voltage for AD from this pin. P00 to P07 Input "H" or "L" level signal or open. P10 to P17 Input "H" or "L" level signal or open. P20 to P27 Input "H" or "L" level signal or open. P30 to P37 Input "H" or "L" level signal or open. P40 to P47 Input "H" or "L" level signal or open. P51 to P54, P56, P57 Input "H" or "L" level signal or open. P50 Input "H" level signal. P55 Input "L" level signal. P60 to P63 Input "H" or "L" level signal or open. P64 BUSY signal output pin P65 Serial clock input pin P66 Serial data input pin P67 Serial data output pin P70 to P77 Input "H" or "L" level signal or open. P80 to P84, P86, P87 Input "H" or "L" level signal or open. P90 to P97 Input "H" or "L" level signal or open. P100 to P107 Input "H" or "L" level signal or open. Name Power input CNV SS Reset input Clock input Clock output BYTE Analog power supply input Reference voltage input Input port P0 Input port P1 Input port P2 Input port P3 Input port P4 Input port P5 CE input EPM input Input port P6 BUSY output SCLK input RxD input TxD output Input port P7 Input port P8 Input port P9 Input port P10 I/O I I I O I I I I I I I I I I I O I I O I I I I P85 NMI input I Connect this pin to Vcc. Pin functions (Flash memory standard serial I/O mode)

Appendix Standard Serial I/O Mode (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 253 Figure 1.31.1. Pin connections for serial I/O mode (1) 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 52 62 72 82 93 0 515253545556575859606162636465666768697071727374757677787980 10 0 P00/D0 P01/D1 P02/D2 P03/D3 P04/D4 P05/D5 P06/D6 P07/D7 0/D 1/D 2/D 3/D 4/D 5/D /INT3 VREF AV SS 6/D /INT4 7/D /INT5 V CCX IN X OUTV SS RESETCNVssP8 7/X CIN 6/X COUTBYTE 0/A 0(/D 0/-) 1/A 1(/D 1/D 2/A 2(/D 2/D 3/A 3(/D 3/D 4/A 4(/D 4/D 5/A 5(/D 5/D 6/A 6(/D 6/D 7/A 7(/D 7/D 0/A 8(/-/D 1/A 2/A 3/A 4/A 5/A 6/A 7/A 0/A 1/A 2/A 3/A 4/TA2 OUT 5/TA2 IN 6/TA3 OUT P56/ALE 7/TA3 IN P55/HOLD P54/HLDA P53/BCLK P52/RD VccVss P57/RDY/CLK OUT P45/CS1 P46/CS2 P47/CS3 AVcc P63/TXD 0 P65/CLK1 P66/RxD1 P67/TXD 1 P61/CLK0 P62/RxD0 P100/AN0 P101/AN1 P102/AN2 P103/AN3 P104/AN4/KI0 P105/AN5/KI1 P106/AN6/KI2 P107/AN7/KI3 3/DA 0/TB3 IN 4/DA 1/TB4 IN 5/ANEX0/CLK4 6/ANEX1/S OUT 1/TB1 IN IN 2/TB2 IN OUT P97/ADTRG /SIN4 2/INT 3/INT 1/TA4 IN 4/INT 0/TA4 OUT P60/CTS0/RTS0 P64/CTS1/RTS1/CTS0/CLKS1 3/CTS 2/RTS 2/TA1 IN 2/CLK 2/TA1 OUT 1/RxD 2/SCL/TA0 IN /TB5 IN 5/NMI P44/CS0 P50/WRL/WR P51/WRH/BHE 0/TB0 IN /CLK3 0/T XD 2/SDA/TA0 OUT Vcc Vss RxD TxD SCLK CNVss CE EPM BUSY RESET M16C/62 flash memory version (100P6S) Connect oscillator circuit. CNVss Vcc EPM Vss RESET Vss to Vcc CE Vcc Signal Value Mode setup method

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Appendix Standard Serial I/O Mode (Flash Memory Version) 254 Figure 1.31.2. Pin connections for serial I/O mode (2) CNVss Vcc EPM Vss RESET Vss to Vcc CE Vcc Signal Value Mode setup method CNV SS RESET VSS VCC CE 100 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 5 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 P64/CTS1/RTS1/CTS0/CLKS1 P42/A18 P43/A19 P56/ALE P55/HOLD P54/HLDA P53/BCLK P52/RD P57/RDY/CLK OUT P45/CS1 P46/CS2 P47/CS3 P63/TXD 0 P65/CLK1 P66/RxD1 P67/TXD 1 P61/CLK0 P62/RxD0 P60/CTS0/RTS0 P44/CS0 P50/WRL/WR P51/WRH/BHE P72/CLK2/TA1OUT /V P71/RxD2/SCL/TA0IN/TB5IN P70/TXD 2/SDA/TA0OUT P00/D0 P01/D1 P02/D2 P03/D3 P04/D4 P05/D5 P06/D6 P07/D7 P10/D8 P11/D9 P12/D10 VREF AV SS AVcc P100/AN0 P101/AN1 P102/AN2 P103/AN3 P95/ANEX0/CLK4 P96/ANEX1/SOUT 4 P97/ADTRG /SIN4 P107/AN7/KI3 P106/AN6/KI2 P105/AN5/KI1 P104/AN4/KI0 3/D 4/D 0/A 0(/D 0/-) 1/A 1(/D 1/D 2/A 2(/D 2/D 3/A 3(/D 3/D 4/A 4(/D 4/D 5/A 5(/D 5/D 6/A 6(/D 6/D 7/A 7(/D 7/D 0/A 8(/-/D 1/A 2/A 3/A 4/A 5/A 6/A 7/A 0/A 1/A VccVssP1 5/D /INT 6/D /INT 7/D /INT M16C/62 flash memory version (100P6Q) 4/TA2 OUT /WV CCX IN X OUTV SS RESETCNVssP8 7/X CIN 6/X COUTBYTE 6/TA3 OUT 7/TA3 IN 3/DA 0/TB3 IN 4/DA 1/TB4 IN 1/TB1 IN IN 2/TB2 IN OUT 0/TA4 OUT 2/INT 3/INT 5/NMI 0/TB0 IN /CLK3 4/INT 5/TA2 IN 1/TA4 IN 3/CTS 2/RTS 2/TA1 IN BUSY EPM SCLK R XD TXD Connect oscillator circuit.

Appendix Standard Serial I/O Mode (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 255 Standard Serial I/O Mode The standard serial I/O mode serially inputs and outputs the software commands, addresses and data necessary for operating (read, program, erase, etc.) the internal flash memory. It uses a purpose-specific peripheral unit. The standard serial I/O mode differs from the parallel I/O mode in that the CPU controls operations like rewriting (uses the CPU rewrite mode) in the flash memory or serial input for rewriting data. The standard serial I/O mode is started by clearing the reset with an “H ” level signal at the P50 (CE) pin, an “L” signal at the P55 (EPM) pin and an “H ” level at the CNVss pin. (For the normal microprocessor mode, set CNVss to “L”.) This control program is written in the boot ROM area when shipped from Mitsubishi Electric. Therefore, if the boot ROM area is rewritten in the parallel I/O mode, the standard serial I/O mode cannot be used. four UART1 pins: CLK 1, RxD1, TxD1 and RTS1 (BUSY). The CLK1 pin is the transfer clock input pin and it inputs the external transfer clock. The TxD1 pin outputs the CMOS signal. The RTS1 (BUSY) pin outputs an “L” level when reception setup ends and an “H ” level when the reception operation starts. Transmission and reception data is transferred serially in 8-byte blocks. In the standard serial I/O mode, only the user ROM area shown in Figure 1.31.1 can be rewritten, the boot ROM area cannot. The standard serial I/O mode has a 7-byte ID code. When the flash memory is not blank and the ID code does not match the content of the flash memory, the command sent from the peripheral unit (programmer) is not accepted. Function Overview (Standard Serial I/O Mode) In the standard serial I/O mode, software commands, addresses and data are input and output between the flash memory and an external device (peripheral unit, etc.) using a 4-wire clock synchronized serial I/ O (UART1). In reception, the software commands, addresses and program data are synchronized with the rise of the transfer clock input to the CLK 1 pin and input into the flash memory via the RxD1 pin. In transmission, the read data and status are synchronized with the fall of the transfer clock and output to the outside from the TxD 1 pin. The TxD1 pin is CMOS output. Transmission is in 8-bit blocks and LSB first. When busy, either during transmission or reception, or while executing an erase operation or program, the RTS1 (BUSY) pin is “H ” level. Accordingly, do not start the next transmission until the RTS1 (BUSY) pin is “L” level. Also, data in memory and the status register can be read after inputting a software command. It is pos- sible to check flash memory operating status or whether a program or erase operation ended success- fully or in error by reading the status register. Software commands and the status register are explained here following.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Appendix Standard Serial I/O Mode (Flash Memory Version) 256 Software Commands Table 1.31.1 lists software commands. In the standard serial I/O mode, erase operations, programs and reading are controlled by transferring software commands via the RxD pin. Software commands are explained here below. Table 1.31.1. Software commands (Standard serial I/O mode) Control command 2nd byte 3rd byte 4th byte 5th byte 6th byte

1 Page read

2 Page program

3 Block erase

4 Erase all unlocked blocks

5 Read status register

6 Clear status register

7 Read lockbit status

8 Lockbit program

9 Lockbit enable

10 Lockbit disable

11 ID check function

12 Download function

13 Version data output function

14 Boot area output function

Note1: Shading indicates transfer from flash memory microcomputer to peripheral unit. All other data is trans- ferred from the peripheral unit to the flash memory microcomputer. Note2: SRD refers to status register data. SRD1 refers to status register 1 data. Note3: All commands can be accepted when the flash memory is totally blank. When ID is not verificate Not acceptable Not acceptable Not acceptable Not acceptable Acceptable Not acceptable Not acceptable Not acceptable Not acceptable Not acceptable Acceptable Not acceptable Acceptable Not acceptable Version data output to 9th byte Data output to 259th byte Data output to 259th byte Data input to 259th byte To ID7 Data output Data input ID1 To required number of times Version data output Data output Data output Data input ID size Data input Version data output Data output Data output Data input D0 16 Lock bit data output D0 16 Address (high) Check- sum Version data output Data output Address (high) Address (high) Address (high) SRD1 output Address (high) Address (high) Address (middle) Size (high) Version data output Address (high) Address (middle) Address (middle) Address (middle) D0 16 SRD output Address (middle) Address (middle) Address (low) Size (low) Version data output Address (middle) FF 16 4116 2016 A7 16 7016 5016 7116 7716 7A 16 7516 F516 FA 16 FB 16 FC 16

Appendix Standard Serial I/O Mode (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 259 Block Erase Command This command erases the data in the specified block. Execute the block erase command as explained here following. (1) Send the “20 16” command code in the 1st byte of the transmission. (2) Send addresses A8 to A15 and A16 to A23 in the 2nd and 3rd bytes of the transmission respec- tively. (3) Send the verify command code “D0 16” in the 4th byte of the transmission. With the verify com- mand code, the erase operation will start for the specified block in the flash memory. Write the highest address of the specified block for addresses A 16 to A23. When block erasing ends, the RTS1 (BUSY) signal changes from the “H ” to the “L” level. After block erase ends, the result of the block erase operation can be known by reading the status register. For more information, see the section on the status register. Each block can be erase-protected with the lock bit. For more information, see the section on the data protection function. A8 to A15 A16 to A232016 D0 16 CLK1 RxD1 TxD1 RTS1(BUSY) (M16C reception data) (M16C transmit data) Figure 1.31.7. Timing for block erasing

Appendix Standard Serial I/O Mode (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 265 Data Protection (Block Lock) Each of the blocks in Figure 1.30.1 have a nonvolatile lock bit that specifies protection (block lock) against erasing/writing. A block is locked (writing “0” for the lock bit) with the lock bit program command. Also, the lock bit of any block can be read with the read lock bit status command. Block lock disable/enable is determined by the status of the lock bit itself and execution status of the lock bit disable and lock enable bit commands. (1) After the reset has been cancelled and the lock bit enable command executed, the specified block can be locked/unlocked using the lock bit (lock bit data). Blocks with a “0” lock bit data are locked and cannot be erased or written in. On the other hand, blocks with a “1” lock bit data are unlocked and can be erased or written in. (2) After the lock bit enable command has been executed, all blocks are unlocked regardless of lock bit data status and can be erased or written in. In this case, lock bit data that was “0” before the block was erased is set to “1” (unlocked) after erasing, therefore the block is actually unlocked with the lock bit. 0C0000 16 0D0000 16 Block 6 : 64K byte Block 5 : 64K byte 0E000016 Block 4 : 64K byte 0F000016 Block 3 : 32K byte 0F800016 Block 2 : 8K byte 0FA000 16 Block 1 : 8K byte Block 0 : 16K byte0FC000 16 User ROM area 0FFFFF 16 Flash memory size Flash memory start address 256K byte 0C0000 16 Figure 1.31.18. Blocks in the user area

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Appendix Standard Serial I/O Mode (Flash Memory Version) 266 Status Register (SRD) The status register indicates operating status of the flash memory and status such as whether an erase operation or a program ended successfully or in error. It can be read by writing the read status register command (70 16). Also, the status register is cleared by writing the clear status register command (5016). Table 1.31.2 gives the definition of each status register bit. After clearing the reset, the status register outputs “80 16”. Table 1.31.2. Status register (SRD) Write State Machine (WSM) Status (SR7) The write state machine (WSM) status indicates the operating status of the flash memory. When power is turned on, “1” (ready) is set for it. The bit is set to “0” (busy) during an auto write or auto erase operation, but it is set back to “1” when the operation ends. Erase Status (SR5) The erase status reports the operating status of the auto erase operation. If an erase error occurs, it is set to “1”. When the erase status is cleared, it is set to “0”. Program Status (SR4) The program status reports the operating status of the auto write operation. If a write error occurs, it is set to “1”. When the program status is cleared, it is set to “0”. SRD0 bits SR7 (bit7) SR6 (bit6) SR5 (bit5) SR4 (bit4) SR3 (bit3) SR2 (bit2) SR1 (bit1) SR0 (bit0) Status name Write state machine (WSM) status Reserved Erase status Program status Block status after program Reserved Reserved Reserved Definition "1" "0" Ready Terminated in error Terminated in error Terminated in error Busy Terminated normally Terminated normally Terminated normally

Appendix Standard Serial I/O Mode (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 267 Program Status After Program (SR3) If excessive data is written (phenomenon whereby the memory cell becomes depressed which results in data not being read correctly), “1” is set for the program status after-program at the end of the page write operation. In other words, when writing ends successfully, “80 16” is output; when writing fails, “9016” is output; and when excessive data is written, “8816” is output. If “1” is written for any of the SR5, SR4 or SR3 bits, the page program, block erase, erase all unlocked blocks and lock bit program commands are not accepted. Before executing these commands, execute the clear status register command (50 16) and clear the status register.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Appendix Standard Serial I/O Mode (Flash Memory Version) 268 Status Register 1 (SRD1) Status register 1 indicates the status of serial communications, results from ID checks and results from check sum comparisons. It can be read after the SRD by writing the read status register command (7016). Also, status register 1 is cleared by writing the clear status register command (5016). Table 1.31.3 gives the definition of each status register 1 bit. “0016” is output when power is turned ON and the flag status is maintained even after the reset. Table 1.31.3. Status register 1 (SRD1) Boot Update Completed Bit (SR15) This flag indicates whether the control program was downloaded to the RAM or not, using the down- load function. Check Sum Consistency Bit (SR12) This flag indicates whether the check sum matches or not when a program, is downloaded for execu- tion using the download function. ID Check Completed Bits (SR11 and SR10) These flags indicate the result of ID checks. Some commands cannot be accepted without an ID check. Data Reception Time Out (SR9) This flag indicates when a time out error is generated during data reception. If this flag is attached during data reception, the received data is discarded and the microcomputer returns to the command wait state. SRD1 bits SR15 (bit7) SR14 (bit6) SR13 (bit5) SR12 (bit4) SR11 (bit3) SR10 (bit2) SR9 (bit1) SR8 (bit0) Status name Boot update completed bit Reserved Reserved Checksum match bit ID check completed bits Data receive time out Reserved Definition "1" "0" Update completed Match Not update Mismatch Normal operation Not verified Verification mismatch Reserved Verified Time out

Appendix Standard Serial I/O Mode (Flash Memory Version) Mitsubishi microcomputers M16C / 62 Group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 269 Full Status Check Results from executed erase and program operations can be known by running a full status check. Figure 1.31.19 shows a flowchart of the full status check and explains how to remedy errors which occur. Read status register SR4=1 and SR5 =1 ? NO Command sequence error YES SR5=0? YES Block erase errorNO SR4=0? YES Program error (page or lock bit) NO SR3=0? YES Program error (block) NO End (block erase, program) Execute the clear status register command (5016) to clear the status register. Try performing the operation one more time after confirming that the command is entered correctly. Should a block erase error occur, the block in error cannot be used. Execute the read lock bit status command (71 16) to see if the block is locked. After removing lock, execute write operation in the same way. If the error still occurs, the page in error cannot be used. After erasing the block in error, execute write operation one more time. If the same error still occurs, the block in error cannot be used. Note: When one of SR5 to SR3 is set to 1, none of the page program, block erase, erase all unlock blocks and lock bit program commands is accepted. Execute the clear status register command (50 16) before executing these commands. Figure 1.31.19. Full status check flowchart and remedial procedure for errors

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Appendix Standard Serial I/O Mode (Flash Memory Version) 270 Example Circuit Application for The Standard Serial I/O Mode The below figure shows a circuit application for the standard serial I/O mode. Control pins will vary ac- cording to peripheral unit (programmer), therefore see the peripheral unit (programmer) manual for more information. RTS1(BUSY) CLK1 R XD1 TXD1 CNVss Clock input BUSY output Data input Data output P50(CE) P55(EPM) M16C/62 flash memory version (1) Control pins and external circuitry will vary according to peripheral unit (programmer). For more information, see the peripheral unit (programmer) manual. (2) In this example, the microprocessor mode and standard serial I/O mode are switched via a switch. NMI Figure 1.31.20. Example circuit application for the standard serial I/O mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 271 Differences between M30622MC and M30612MC Type Name M30622MC M30612MC Serial I/O UART/clocked SI/O · · · · · 3 channel UART/clocked SI/O · · · · · 3 channels Port function P90 · · · · · TB0IN/CLK3 P92 · · · · · TB2IN/SOUT 3 P96 · · · · · ANEX1/SOUT 4 P97 · · · · · ADTRG /SIN4 P71 · · · · · RXD 2/TA0IN/TB5IN P71 · · · · · RXD 2/TA0IN Interrupt cause Internal 20 sources External 5 sources Software 4 sources Internal 25 sources External 8 sources Software 4 sources (Added two Serial I/O, three timers and 3external interrupts) Three-phase inverter control circuit PWM output for three-phase inverter can be performed using timer A4, A1 and A2. Output port is arranged to P7 2 to P75, P80 and P81. Impossible IIC bus mode UART2 used IIC bus interface can be performed with software Impossible Memory space Memory expansion is possible 1.2M bytes mode 4M bytes mode 1M byte fixed Timer B 6 channels 3 channels Chip select CS0 : 3000016 to FFFFF16 CS1 : 2800016 to 2FFFF16 CS2 : 0800016 to 27FFF16 CS3 : 0400016 to 07FFF16 M30612MC type and the type as below can be switched (Besides 4M-byte mode is possible.) CS0 : 04000 16 to 3FFFF16 (fetch) 4000016 to FFFFF16 (data/facth) CS1 : 2800016 to 2FFFF16 (data) CS2 : 0800016 to 27FFF16 (data) CS3 : 0400016 to 07FFF16 (data) Read port P1 By setting to register, the state of port register can be read always. The state of port when input mode. The state of port register when output mode. P44/CS0 - P47/CS3 pin pull-up resistors If a Vcc level is applied to the CNVss pin, bit 2 (PU11) of pull-up control register 1 turns to "1" when reset, and 4/ CS0 - P47/ CS3 turn involved in pull-up. Bit 2 (PU11) of the pull-up control register 1 turns to "0" when reset, and 4/ CS0 - P47/ CS3 turn free from pull- up.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 272

Keep safety first in your circuit designs! Notes regarding these materials G Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap. G These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party. G Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. G All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http:// www.mitsubishichips.com). G When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. G Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. G The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials. G If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. G Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semicon ductor product distributor for further details on these materials or the products con tained therein.

M16C/62 Group Specification REV.H5 July. First Edition 2000 Editioned by Committee of editing of Mitsubishi Semiconductor Published by Mitsubishi Electric Corp., Kitaitami Works This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation. ©2000 MITSUBISHI ELECTRIC CORPORATION

Product Information

M30620SGP specifications and overview.

Summary

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Description

The M16C/62 group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications.

Source title M30620SGP Datasheet(PDF) - Mitsubishi Electric Semiconductor

Related Parts

More parts from the same family.

Browse manufacturer