M16C/62

Renesas Technology Corp

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Manufacturer: Renesas Technology Corp

Document: 87 Pages / 831Kb

Request Quote Download Datasheet Read online HTML view

More from Renesas Technology Corp Browse M parts

Online Datasheet

Read M16C/62 online.

M30622M6P RENESAS | Alldatasheet

Document overview

Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
PDF pages: 87

Technical content

M16C/62 Group (M16C/62P, M16C/62PT) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER REJ03B0001-0210Z Rev.2.10 Nov. 07, 2003 48fo3002,70.voN01.2.veR page 1 1. Overview The M16C/62 group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high-per- formance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are ca- pable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

Audio, cameras, office/communications/portable/industrial equipment, automobile, etc Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 2

1.2 Performance Outline

Table 1.1 to table 1.3 list performance outline of M16C/62 group (M16C/62P, M16C/62PT). Table 1.1 Performance outline of M16C/62 group (M16C/62P) (128-pin version) Item Performance M16C/62P Number of basic instructions 91 instructions Shortest instruction execution time 41.7ns(f(BCLK)=24MHz, VCC1=3.0 to 5.5V) 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V) Operation mode Single-chip, memory expansion and microprocessor mode Memory space 1 Mbyte (Available to 4M bytes by memory space expansion function) Memory capacity See table 1.4 and 1.5 Product List Port Input/Output : 113 pins, Input : 1 pin Multifunction timer Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels Three phase motor control circuit Serial I/O 3 channels Clock synchronous, UART, I 2C bus (1), IEBus (2) 2 channels Clock synchronous A-D converter 10-bit A-D converter: 1 circuit, 26 channels D-A converter 8 bits x 2 channels DMAC 2 channels CRC calculation circuit CCITT-CRC Watchdog timer 15 bits x 1 channel (with prescaler) Interrupt Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels Clock generating circuit 4 circuits Main clock generation circuit (*), Subclock generation circuit (*), Ring oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. Oscillation stop detection function Stop detection of main clock oscillation, re-oscillation detection function Voltage detection circuit Available (option (4)) Supply voltage VCC1=3.0 to 5.5V, VCC2=2.7V to VCC1 (f(BCLK)=24MHz) VCC1=2.7 to 5.5V, VCC2=2.7V to VCC1 (f(BCLK)=10MHz) Power consumption 14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8 µA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) 0.7 µ A (VCC1=VCC2=3V, stop mode) Program/erase supply voltage 3.3 ± 0.3 V or 5.0 ± 0.5 V Program and erase endurance 100 times (all area) or 1,000 times (user ROM area without block 1) / 10,000 times (block A, block 1) (3) Operating ambient temperature –20 to 85oC –40 to 85oC (3) Package 128-pin plastic mold QFP CPU Peripheral function Electric characteris- tics Flash memory Version NOTES: 1. I2C bus is a registered trademark of Koninklijke Philips Electronics N. V. 2. IEBus is a registered trademark of NEC Electronics Corporation. 3. See table 1.8 Product Code for the program and erase endurance, and operating ambient temperature. In addition 1,000 times/10,000 times are under development as of Oct., 2003. Please inquire about a release schedule. 4. All options are on request basis.

OverviewM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 3 Table 1.2 Performance outline of M16C/62 group (M16C/62P, M16C/62PT) (100-pin version) Item Performance M16C/62P M16C/62PT (Note 4) Number of basic instructions 91 instructions 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V) Operation mode Single-chip, memory expansion andSingle-chip mode microprocessor mode Memory space 1 Mbyte (Available to 4 Mbytes by 1M byte memory space expansion function) Memory capacity See table 1.4 to 1.7 Product List Port Input/Output : 87 pins, Input : 1pin Multifunction timer Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels Three phase motor control circuit Serial I/O 3 channels Clock synchronous, UART, I 2C bus (1), IEBus (2) 2 channels Clock synchronous A-D converter 10-bit A-D converter: 1 circuit, 26 channels D-A converter 8 bits x 2 channels DMAC 2 channels CRC calculation circuit CCITT-CRC Watchdog timer 15 bits x 1 channel (with prescaler) Interrupt Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels Clock generating circuit 4 circuits Main clock generation circuit (*), Subclock generation circuit (*), Ring oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. Oscillation stop detection functionStop detection of main clock oscillation, re-oscillation detection function Voltage detection circuit Available (option (5)) Absent (f(BCLK)=24MHz) (f(BCLK)=24MHz) VCC1=2.7 to 5.5V, VCC2 =2.7V to VCC1 (f(BCLK)=10MHz) Power consumption 14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz) 2.0 µA (VCC1=VCC2=5V, 1.8 µA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) f(XCIN)=32kHz, wait mode) 0.8 µ A (VCC1=VCC2=5V, stop mode) 0.7 µ A (VCC1=VCC2=3V, stop mode) Program and erase endurance 100 times (all area) or 1,000 times (user ROM area without block 1) / 10,000 times (block A, block 1) (3) Operating ambient temperature –20 to 85oC T version : –40 to 85oC –40 to 85oC (3) V version : –40 to 125oC Package 100-pin plastic mold QFP, LQFP CPU Peripheral function Electric characteris- tics Flash memory Version NOTES: 1. I2C bus is a registered trademark of Koninklijke Philips Electronics N. V. 2. IEBus is a registered trademark of NEC Electronics Corporation. 3. See table 1.8 Product Code for the program and erase endurance, and operating ambient temperature. In addition 1,000 times/10,000 times are under development as of Oct., 2003. Please inquire about a release schedule. 4. Use the high reliability version on VCC1 = VCC2. 5. All options are on request basis.

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 4 Table 1.3 Performance outline of M16C/62 group (M16C/62P, M16C/62PT) (80-pin version) Item Performance M16C/62P M16C/62PT Number of basic instructions 91 instructions 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V) Operation mode Single-chip mode Memory space 1M byte Memory capacity See t able 1.4 to 1.7 Product List Port Input/Output : 70 pins, Input : 1pin Multifunction timer Timer A : 16 bits x 5 channels (Timer A1 and A2 are internal timer) Timer B : 16 bits x 6 channels (Timer B1 is internal timer) Serial I/O 2 channels Clock synchronous, UART, I2C bus(1), IEBus(2) 1 channel Clock synchronous, I2C bus(1), IEBus(2) 2 channels Clock synchronous (1 channel is only for transmission) A-D converter 10-bit A-D converter: 1 circuit, 26 channels D-A converter 8 bits x 2 channels DMAC 2 channels CRC calculation circuit CCITT-CRC Watchdog timer 15 bits x 1 channel (with prescaler) Interrupt Internal: 29 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels Clock generating circuit 4 circuits Main clock generation circuit (*), Subclock generation circuit (*), Ring oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. Oscillation stop detection functionStop detection of main clock oscillation, re-oscillation detection function Voltage detection circuit Available (option (4)) Absent Supply voltage VCC1=3.0 to 5.5V, (f(BCLK)=24MHz) VCC1=4.0 to 5.5V, (f(BCLK)=24MHz) VCC1=2.7 to 5.5V, (f(BCLK)=10MHz) Power consumption 14 mA (VCC1=5V, f(BCLK)=24MHz) 14 mA (VCC1=5V, f(BCLK)=24MHz) 8 mA (VCC1=3V, f(BCLK)=10MHz) 2.0 µA (VCC1=5V, 1.8 µA (VCC1=3V, f(XCIN)=32kHz, wait mode) f(XCIN)=32kHz, wait mode) 0.8 µ A (VCC1=5V, stop mode) 0.7 µ A (VCC1=3V, stop mode) Program and erase endurance 100 times (all area) or 1,000 times (user ROM area without block 1) / 10,000 times (block A, block 1) (3) Operating ambient temperature –20 to 85oC T version : –40 to 85oC –40 to 85oC(option) V version : –40 to 125oC Package 80-pin plastic mold QFP CPU Peripheral function Electric characteris- tics Flash memory Version NOTES : 1. I2C bus is a registered trademark of Koninklijke Philips Electronics N. V. 2. IEBus is a registered trademark of NEC Electronics Corporation. 3. See table 1.8 Product Code for the program and erase endurance, and operating ambient temperature. In addition 1,000 times/10,000 times are under development as of Oct., 2003. Please inquire about a release schedule. 4. All options are on request basis.

OverviewM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 5

1.3 Block Diagram

Figure 1.1 is a block diagram of the M16C/62 group (M16C/62P, M16C/62PT) 128-pin and 100-pin version, figure 1.2 is a block diagram of the M16C/62 group (M16C/62P, M16C/62PT) 80-pin version. Figure 1.1 M16C/62 Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines Output (timer A): 5 Input (timer B): 6 Internal peripheral functions Watchdog timer (15 bits) DMAC (2 channels) D-A converter (8 bits X 2 channels) Memory ROM (1) RAM (2) A-D converter (10 bits X 8 channels Expandable up to 26 channels) UART or clock synchronous serial I/O (8 bits X 3 channels) System clock generation circuit XIN-XOUT XCIN-XCOUT PLL frequency synthesizer Ring oscillator M16C/60 series16-bit CPU core Port P0 Port P1 Port P2 8 8 8 8 Port P6 R0LR0H R1H R1L FB SB ISP USP INTB CRC arithmetic circuit (CCITT ) (Polynomial : X16+X12+X5+1) Multiplier Port P10 Port P9 Port P8_5 Port P8 Port P7 NOTES : 1. ROM size depends on microcomputer type. 2. RAM size depends on microcomputer type. 3. Ports P11 to P14 exist only in 128-pin version. 4. Use M16C/62PT on VCC1= VCC2. Port P5 Port P4Port P3 Clock synchronous serial I/O (8 bits X 2 channels) PC FLG Timer (16-bit) Three-phase motor control circuit 8 8 82 Port P11 Port P12Port P14 Port P13 (3) <VCC2 ports>(4) <VCC1 ports>(4) <VCC1 ports> (4) <VCC2 ports>(4)<VCC1 ports>(4) (3) (3) (3)

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 6 Figure 1.2 M16C/62 Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram Timer (16-bit) Output (timer A): 5 Input (timer B): 6 Internal peripheral functions Watchdog timer (15 bits) DMAC (2 channels) D-A converter (8 bits X 2 channels) A-D converter (10 bits X 8 channels Expandable up to 26 channels) UART or clock synchronous serial I/O (2 channels) UART (1 channel) System clock generation circuit XIN-XOUT XCIN-XCOUT PLL frequency synthesizer Ring oscillator M16C/60 series16-bit CPU core Port P0 Port P2 Port P3 Port P4 Port P5 Port P6 CRC arithmetic circuit (CCITT ) (Polynomial : X16+X 12+X 5+1) Memory Port P10 Port P9 Port P8 Port P7 Port P8_5 ROM (1) RAM (2) NOTES : 1. ROM size depends on microcomputer type. 2. RAM size depends on microcomputer type. 3. To use a UART2, set the CRD bit in the U2C0 register to “1” (CTS/RTS function disabled). 4. There is no external connections for port P1, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. Set the direction bits in these ports to “1” (output mode), and set the output data to “0” (“L”) using the program. Clock synchronous serial I/O (8 bits X 2 channels) R0LR0H R1H R1L SB FLG USP ISP INTB PC Multiplier Three-phase motor control circuit FB (4) (4) (3)

OverviewM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 7

1.4 Product List

Tables 1.4 to 1.7 list the product list, figure 1.3 shows the type numbers, memory sizes and packages, table 1.8 lists the product code of flash memory version and external ROM version for M16C/62P. Fig- ure 1.4 shows the marking diagram of flash memory version and external ROM version for M16C/62P. Please specify the mark of the mask ROM version at the time of ROM order. Please ask separately marking of the flash memory version of M16C/62PT. 4K bytes64K bytes M30622M8P-XXXFP 4K bytes48K bytes M30622M6P-XXXFP 100P6Q-A M30622M8P-XXXGP M30622M6P-XXXGP RAM capacityROM capacity Package type RemarksType No. As of Nov. 2003 100P6S-A MASK ROM version (D): Under development (P): Under planning 100P6Q-A 100P6S-A (D) (D) (D) (D) 5K bytes96K bytes M30622MAP-XXXFP M30622MAP-XXXGP 100P6Q-A 100P6S-A 80P6S-AM30623M6P-XXXGP M30623M8P-XXXGP 80P6S-A M30623MAP-XXXGP 80P6S-A 12K bytes192K bytes M30622MEP-XXXFP 10K bytes128K bytes M30620MCP-XXXFP M30622MEP-XXXGP M30620MCP-XXXGP 100P6Q-A 100P6S-A 100P6Q-A 100P6S-A M30623MEP-XXXGP 128P6Q-A M30624MGP-XXXFP 100P6S-A 20K bytesM30624MGP-XXXGP 100P6Q-A M30625MGP-XXXGP 128P6Q-A M30622MGP-XXXFP 100P6S-A 12K bytes 256K bytes M30622MGP-XXXGP 100P6Q-A 128P6Q-AM30623MGP-XXXGP M30626MWP-XXXFP 100P6S-A 31K bytesM30626MWP-XXXGP 100P6Q-A 128P6Q-AM30627MWP-XXXGP M30624MWP-XXXFP 100P6S-A 100P6Q-A24K bytes320K bytesM30624MWP-XXXGP 128P6Q-AM30625MWP-XXXGP M30622MWP-XXXFP 100P6S-A 16K bytesM30622MWP-XXXGP 100P6Q-A M30626MHP-XXXFP 100P6S-A 31K bytesM30626MHP-XXXGP 100P6Q-A 128P6Q-AM30623MWP-XXXGP 128P6Q-AM30627MHP-XXXGP 100P6S-AM30624MHP-XXXFP 100P6Q-A24K bytes384K bytesM30624MHP-XXXGP 128P6Q-AM30625MHP-XXXGP M30622MHP-XXXFP 100P6S-A 16K bytesM30622MHP-XXXGP 100P6Q-A 128P6Q-AM30623MHP-XXXGP (D) (D) (D) (D) (D) (D) (D) (D) (D) M30621MCP-XXXGP 80P6S-A (D) (D) (D) (D) Table 1.4 Product List (1) (M16C/62P)

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 8 Table 1.5 Product List (2) (M16C/62P) M30625FGPGP ROM capacityROM capacity Package type RemarksType No. As of Nov. 2003 128P6Q-A Flash memory version (D): Under development (P): Under planning 100P6S-A 4K bytes64K+4K bytes M30622F8PFP M30622F8PGP 100P6Q-A 10K bytes128K+4K bytes M30620FCPFP 100P6S-A 100P6Q-AM30620FCPGP 20K bytes256K+4K bytes M30624FGPGP 100P6S-AM30624FGPFP M30626FHPFP 128P6Q-A 100P6S-A 100P6Q-A31K bytes384K+4K bytes M30626FHPGP M30627FHPGP 100P6Q-A M30623F8PGP 80P6S-A 80P6S-AM30621FCPGP (D) M30626FJPFP 100P6Q-A 100P6S-A 31K bytes512K+4K bytes M30626FJPGP (P) (P) External ROM version 10K bytes M30620SPFP 100P6S-A(D) M30620SPGP 100P6Q-A(D) 4K bytes M30622SPFP 100P6S-A(D) M30622SPGP 100P6Q-A(D) M30627FJPGP 128P6Q-A(P) MASK ROM version M30627MJP-XXXGP M30626MJP-XXXFP 100P6Q-A 100P6S-A 31K bytes512K bytesM30626MJP-XXXGP 128P6Q-A (P) (P) (P) (D)

OverviewM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 9 Table 1.6 Product List (3) (T version (M16C/62PT)) 100P6S-A 4K bytes64K bytes M3062CM8T-XXXFP M3062CM8T-XXXGP 100P6Q-A 100P6S-A 5K bytes96K bytes M3062CMAT-XXXFP M3062CMAT-XXXGP 100P6Q-A 100P6S-A 10K bytes128K bytes M3062AMCT-XXXFP M3062AMCT-XXXGP 100P6Q-A M3062EMAT-XXXGP 80P6S-A M3062EM8T-XXXGP 80P6S-A M3062BMCT-XXXGP 80P6S-A MASK ROM version 100P6S-AM3062AFCTFP M3062AFCTGP 100P6Q-A 100P6S-A 31K bytes384K+4K bytes M3062JFHTFP M3062JFHTGP 100P6Q-A 10K bytes128K+4K bytes M3062BFCTGP 80P6S-A Flash memory version T Version (High reliability 85 °C Version) RAM capacityROM capacity Package type RemarksType No. As of Nov. 2003 (D): Under development (P): Under planning (P) (D) (D) (P) (D) (D) (P) (D) (D) (P) (D) (D) (D) (D) M3062CM6T-XXXGP M3062EM6T-XXXGP M3062CM6T-XXXFP (D) (D) (P) 100P6S-A 4K bytes48K bytes 100P6Q-A 80P6S-A M3062CF8TGP 100P6Q-A4K bytes64K bytes(D) Table 1.7 Product List (4) (V version (M16C/62PT)) RAM capacityROM capacity Package type RemarksType No. As of Nov. 2003 100P6S-AM3062CM8V-XXXFP 4K bytes64K bytesM3062CM8V-XXXGP 100P6Q-A 100P6S-AM3062CMAV-XXXFP 5K bytes96K bytesM3062CMAV-XXXGP 100P6Q-A 100P6S-AM3062AMCV-XXXFP 10K bytes128K bytesM3062AMCV-XXXGP 100P6Q-A M3062EMAV-XXXGP 80P6S-A M3062EM8V-XXXGP 80P6S-A M3062BMCV-XXXGP 80P6S-A MASK ROM version 100P6S-AM3062AFCVFP M3062AFCVGP 100P6Q-A10K bytes128K+4K bytes M3062BFCVGP 80P6S-A Flash memory version (P) (P) (P) (P) (P) (P) (P) (P) (D) (D) (D) (D) 100P6S-AM3062JFHVFP M3062JFHVGP 100P6Q-A 31K bytes384K+4K bytes (P) (P) (D): Under development (P): Under planning 100P6S-AM3062CM6V-XXXFP 4K bytes48K bytesM3062CM6V-XXXGP 100P6Q-A M3062EM6V-XXXGP 80P6S-A (P) (P) (P) V Version (High reliability 125 °C Version)

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 10 Figure 1.3 Type No., Memory Size, and Package Package type: FP : Package 100P6S-A GP : Package 80P6Q-A, 100P6Q-A, 128P6Q-A ROM No. Omitted for flash memory version and external ROM version Memory type: M: Mask ROM version F: Flash memory version S: External ROM version Type No. M 3 0 6 2 6 M H P – X X X F P M16C/62 Group M16C Family Shows RAM capacity, pin count, etc Numeric : M16C/62P Alphabet : M16C/62PT ROM capacity: 6: 48K bytes 8: 64K bytes A: 96K bytes C: 128K bytes E: 192K bytes G: 256K bytes W: 320K bytes H: 384K bytes J: 512K bytes Classification P : M16C/62P T : T version (M16C/62PT) V : V version (M16C/62PT)

OverviewM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 11 product code Package Internal ROM (user ROM area without block 1) Program and erase endurance Temperature range Internal ROM (block A, block 1) Operating ambient temperatureTemperature range Lead-free Lead-included 100 1,000 100 1,000 0°C to 60°C 100 10,000 100 10,000 0°C to 60°C 0°C to 60°C -40°C to 85°C -20°C to 85°C -40°C to 85°C -20°C to 85°C -40°C to 85°C -20°C to 85°C -40°C to 85°C -20°C to 85°C -40°C to 85°C -20°C to 85°C -40°C to 85°C -20°C to 85°C Lead-free -40°C to 85°C -20°C to 85°C -40°C to 85°C -20°C to 85°C Lead-included Flash memory version External ROM version Program and erase endurance Table 1.8 Product Code of Flash Memory version and External ROM version for M16C/62P M1 6C M 30626FH PFP BD 5 XXXXXXX Type No. (See Figure 1.3 Type No., Memory Size, and Package) Chip version and product code. B : Shows chip version. Henceforth, whenever it changes a version, it continues with B, C, and D. D5 : Shows Product code. (See table 1.8 Product Code.) Data code seven digits The product without marking of chip version of the flash memory version and the ROM external version corresponds to the chip version “A”. Figure 1.4 Marking Diagram of Flash Memory version and External ROM version for M16C/62P (Top View)

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 12

1.5 Pin Configuration

Figures 1.5 to 1.8 show the pin configurations (top view). Package: 128P6Q-A Figure 1.5 Pin Configuration (Top View) PIN CONFIGURATION (top view) NOTES: 1. P7_0 and P7_1 are N channel open-drain output pins. 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 52 62 72 82 93 0 737475767778798081828384858687888990919293949596979899100101102 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 63104 105 106 107 108 31 32 33 34 35 36 37 66676869707172 64103 P0_0/AN0_0/D0 P0_1/AN0_1/D1 P0_2/AN0_2/D2 P0_3/AN0_3/D3 P0_4/AN0_4/D4 P0_5/AN0_5/D5 P0_6/AN0_6/D6 P0_7/AN0_7/D7 P1_0/D8 P1_1/D9P1_2/D10 AVSS VCC1 XIN XOUTVSS RESETCNVSS P8_7/XCIN P8_6/XCOUT BYTE P7_4/TA2OUT/W P7_6/TA3OUT P5_6/ALE P7_7/TA3IN P5_5/HOLD P5_4/HLDA P5_3/BCLK P5_2/RD P5_7/RDY/CLKOUT P4_7/CS3 P6_3/TXD0/SDA0 P6_5/CLK1 P6_6/RXD1/SCL1P6_7/TXD1/SDA1 P6_1/CLK0 P6_2/RXD0/SCL0 P10_0/AN0 P10_1/AN1 P10_2/AN2 P10_3/AN3 P9_3/DA0/TB3INP9_4/DA1/TB4IN P9_5/ANEX0/CLK4 P9_6/ANEX1/SOUT4 P9_1/TB1IN/SIN3 P9_2/TB2IN/SOUT3 P8_0/TA4OUT/U P6_0/CTS0/RTS0 P6_4/CTS1/RTS1/CTS0/CLKS1 P8_2/INT0P8_3/INT1P8_5/NMI P4_5/CS1P4_6/CS2P4_4/CS0 P5_0/WRL/WR P5_1/WRH/BHE P9_0/TB0IN/CLK3 P7_2/CLK2/TA1OUT/V P7_1/RXD2/SCL2/TA0IN/TB5IN (1) P7_0/TXD2/SDA2/TA0OUT (1) P8_4/INT2/ZPP8_1/TA4IN/U P7_3/CTS2/RTS2/TA1IN/V P7_5/TA2IN/W P10_7/AN7/KI3 P10_6/AN6/KI2 P10_5/AN5/KI1 P10_4/AN4/KI0 VREFAVCC P9_7/ADTRG/SIN4 P14_1P14_0 P13_7 P13_6 P13_5 P13_4 P1_3/D11P1_4/D12 P2_0/AN2_0/A0(/D0/-)P2_1/AN2_1/A1(/D1/D0)P2_2/AN2_2/A2(/D2/D1)P2_3/AN2_3/A3(/D3/D2)P2_4/AN2_4/A4(/D4/D3)P2_5/AN2_5/A5(/D5/D4)P2_6/AN2_6/A6(/D6/D5)P2_7/AN2_7/A7(/D7/D6)P3_0/A8(/-/D7) P3_1/A9P3_2/A10P3_3/A11P3_4/A12P3_5/A13P3_6/A14P3_7/A15P4_0/A16P4_1/A17P4_2/A18P4_3/A19VCC2VSSP1_5/D13/INT3P1_6/D14/INT4P1_7/D15/INT5 P12_4P12_3 P11_3 P11_2 P11_1 P11_0 VCC1 VSS P13_0 P13_1 P13_2 P13_3 P12_5 P12_6 P12_7 P11_4 P11_5 P11_6 P11_7 P12_2P12_1P12_0 M16C/62 Group (M16C/62P)

OverviewM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 13 Figure 1.6 Pin Configuration (Top View) Package: 100P6S-A PIN CONFIGURATION (top view) 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 52 62 72 82 93 0 515253545556575859606162636465666768697071727374757677787980 100 P0_0/AN0_0/D0 P0_1/AN0_1/D1 P0_2/AN0_2/D2 P0_3/AN0_3/D3 P0_4/AN0_4/D4 P0_5/AN0_5/D5 P0_6/AN0_6/D6 P0_7/AN0_7/D7 P1_0/D8P1_1/D9P1_2/D10P1_3/D11P1_4/D12 VREF AVSS VCC1 XIN XOUTVSS RESETCNVSS P8_7/XCIN P8_6/XCOUT BYTE P2_0/AN2_0/A0(/D0/-)P2_1/AN2_1/A1(/D1/D0)P2_2/AN2_2/A2(/D2/D1)P2_3/AN2_3/A3(/D3/D2)P2_4/AN2_4/A4(/D4/D3)P2_5/AN2_5/A5(/D5/D4)P2_6/AN2_6/A6(/D6/D5)P2_7/AN2_7/A7(/D7/D6)P3_0/A8(/-/D7)P3_1/A9P3_2/A10P3_3/A11P3_4/A12P3_5/A13P3_6/A14P3_7/A15P4_0/A16P4_1/A17P4_2/A18P4_3/A19 P7_4/TA2OUT/W P7_6/TA3OUT P5_6/ALE P7_7/TA3IN P5_5/HOLD P5_4/HLDA P5_3/BCLK P5_2/RD VCC2VSS P5_7/RDY/CLKOUT P4_5/CS1 P4_6/CS2 P4_7/CS3 AVCC P6_3/TXD0/SDA0 P6_5/CLK1 P6_6/RXD1/SCL1 P6_7/TXD1/SDA1 P6_1/CLK0 P6_2/RXD0/SCL0 P10_0/AN0 P10_1/AN1 P10_2/AN2 P10_3/AN3 P9_3/DA0/TB3INP9_4/DA1/TB4IN P9_5/ANEX0/CLK4P9_6/ANEX1/SOUT4 P9_1/TB1IN/SIN3 P9_2/TB2IN/SOUT3 P8_0/TA4OUT/U P6_0/CTS0/RTS0 P6_4/CTS1/RTS1/CTS0/CLKS1 P7_2/CLK2/TA1OUT/V P8_2/INT0 P7_1/RXD2/SCL2/TA0IN/TB5IN (1) P8_3/INT1P8_5/NMI P9_7/ADTRG/SIN4 P4_4/CS0 P5_0/WRL/WR P5_1/WRH/BHE P9_0/TB0IN/CLK3 P7_0/TXD2/SDA2/TA0OUT (1) P8_4/INT2/ZPP8_1/TA4IN/U P7_3/CTS2/RTS2/TA1IN/V P7_5/TA2IN/W P1_5/D13/INT3P1_6/D14/INT4P1_7/D15/INT5 P10_7/AN7/KI3 P10_6/AN6/KI2 P10_5/AN5/KI1 P10_4/AN4/KI0 M16C/62 Group (M16C/62P, M16C/62PT) NOTES: 1. P7_0 and P7_1 are N channel open-drain output pins.

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 14 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 02 12 22 32 42 5 51525354555657585960616263646566676869707172737475 100 P0_0/AN0_0/D0 P0_1/AN0_1/D1 P0_2/AN0_2/D2 P0_3/AN0_3/D3 P0_4/AN0_4/D4 P0_5/AN0_5/D5 P0_6/AN0_6/D6 P0_7/AN0_7/D7 P1_0/D8 P1_1/D9 P1_2/D10 P1_3/D11P1_4/D12 VREF AVSS VCC1 XIN XOUTVSS RESETCNVSS P8_7/XCIN P8_6/XCOUT BYTE P2_0/AN2_0/A0(/D0/-)P2_1/AN2_1/A1(/D1/D0)P2_2/AN2_2/A2(/D2/D1)P2_3/AN2_3/A3(/D3/D2)P2_4/AN2_4/A4(/D4/D3)P2_5/AN2_5/A5(/D5/D4)P2_6/AN2_6/A6(/D6/D5)P2_7/AN2_7/A7(/D7/D6)P3_0/A8(/-/D7)P3_1/A9P3_2/A10P3_3/A11P3_4/A12P3_5/A13P3_6/A14P3_7/A15P4_0/A16P4_1/A17 P4_2/A18 P4_3/A19 P7_4/TA2OUT/W P7_6/TA3OUT P5_6/ALE P7_7/TA3IN P5_5/HOLD P5_4/HLDA P5_3/BCLK P5_2/RD VCC2VSS P5_7/RDY/CLKOUT P4_5/CS1 P4_6/CS2 P4_7/CS3 AVCC P6_3/TXD0/SDA0 P6_5/CLK1 P6_6/RXD1/SCL1 P6_7/TXD1/SDA1 P6_1/CLK0 P6_2/RXD0/SCL0 P10_0/AN0 P10_1/AN1 P10_2/AN2 P10_3/AN3 P9_3/DA0/TB3INP9_4/DA1/TB4IN P9_5/ANEX0/CLK4 P9_6/ANEX1/SOUT4 P9_1/TB1IN/SIN3 P9_2/TB2IN/SOUT3 P8_0/TA4OUT/U P6_0/CTS0/RTS0 P6_4/CTS1/RTS1/CTS0/CLKS1 P8_2/INT0P8_3/INT1P8_5/NMI P9_7/ADTRG/SIN4 P4_4/CS0 P5_0/WRL/WR P5_1/WRH/BHE P9_0/TB0IN/CLK3 P8_4/INT2/ZP P7_2/CLK2/TA1OUT/V P7_1/RXD2/SCL2/TA0IN/TB5IN (1) P7_0/TXD2/SDA2/TA0OUT (1) P7_5/TA2IN/W P7_3/CTS2/RTS2/TA1IN/V P1_5/D13/INT3P1_6/D14/INT4P1_7/D15/INT5 P10_7/AN7/KI3 P10_6/AN6/KI2 P10_5/AN5/KI1 P10_4/AN4/KI0 P8_1/TA4IN/U Figure 1.7 Pin Configuration (Top View) Package: 100P6Q-A PIN CONFIGURATION (top view) M16C/62 Group (M16C/62P, M16C/62PT) NOTES: 1. P7_0 and P7_1 are N channel open-drain output pins.

OverviewM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 15 Figure 1.8 Pin Configuration (Top View) Package: 80P6S-A PIN CONFIGURATION (top view) 1 2 3 4 5 6 7 8 9 1 01 11 21 31 41 51 61 71 81 92 0 41424344454647484950515253545557585960 P4_2 P4_3 P5_6 P5_5 P5_4 P5_3 P5_2 P5_7/CLKOUT P6_3/TXD0/SDA0 P6_5/CLK1 P6_6/RXD1/SCL1 P6_7/TXD1/SDA1 P6_1/CLK0 P6_2/RXD0/SCL0 P6_0/CTS0/RTS0 P6_4/CTS1/RTS1/CTS0/CLKS1 P7_1/RXD2/SCL2/TA0IN/TB5IN (1) P5_0 P5_1 P7_0/TXD2/SDA2/TA0OUT (1) VCC1 XIN XOUTVSS RESET CNVSS(BYTE) P8_7/XCIN P8_6/XCOUT P7_6/TA3OUT P7_7/TA3IN P9_3/DA0/TB3INP9_4/DA1/TB4IN P9_5/ANEX0/CLK4 P8_2/INT0P8_3/INT1P8_1/TA4IN P8_4/INT2/ZPP8_0/TA4OUT P8_5/NMI P0_0/AN0_0 P0_1/AN0_1 P0_2/AN0_2 P0_3/AN0_3 P0_4/AN0_4 P0_5/AN0_5 P0_6/AN0_6 P0_7/AN0_7 VREF AVSS AVCC P10_0/AN0 P10_1/AN1 P10_2/AN2 P10_3/AN3 P10_4/AN4/KI0 P10_5/AN5/KI1 P10_6/AN6/KI2 P10_7/AN7/KI3 P9_6/ANEX1/SOUT4 P9_0/TB0IN/CLK3 P2_0/AN2_0P2_1/AN2_1P2_2/AN2_2P2_4/AN2_4P2_5/AN2_5P2_6/AN2_6P2_7/AN2_7P2_3/AN2_3 P9_7/ADTRG/SIN4 P9_2/TB2IN/SOUT3 M16C/62 Group (M16C/62P, M16C/62PT) NOTES: 1. P7_0 and P7_1 are N channel open-drain output pins.

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 16

1.6 Pin Description

Table 1.9 Pin Description (100-pin and 128-pin Version) (1) Apply 2.7 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that VCC1 ≥ VCC2.(2) Applies the power supply for the A-D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS. The microcomputer is in a reset state when applying "L" to the this pin. Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode. Switches the data bus in external memory space. The data bus is 16 bits long when the this pin is held "L" and 8 bits long when the this pin is held "H". Set it to either one. Connect this pin to VSS when an single-chip mode. Inputs and outputs data (D0 to D7) when these pins are set as the separate bus. Inputs and outputs data (D8 to D15) when external 16-bit data bus is set as the separate bus. Output address bits (A0 to A19). Input and output data (D0 to D7) and output address bits (A0 to A7) by time- sharing when external 8-bit data bus are set as the multiplexed bus. Input and output data (D0 to D7) and output address bits (A8 to A15) by time- sharing when external 16-bit data bus are set as the multiplexed bus. Output CS0 to CS3 signals. CS0 to CS3 are chip-select signals to specify an external space. Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE and WR can be switched by program.

WRL, WRH and RD are selected The WRL signal becomes "L" by writing data to an even address in an external memory space. The WRH signal becomes "L" by writing data to an odd address in an external memory space. The RD pin signal becomes "L" by reading data in an external memory space.
WR, BHE and RD are selected The WR signal becomes "L" by writing data in an external memory space. The RD signal becomes "L" by reading data in an external memory space. The BHE signal becomes "L" by accessing an odd address. Select WR, BHE and RD for an external 8-bit data bus. ALE is a signal to latch the address. While the HOLD pin is held "L", the microcomputer is placed in a hold state. In a hold state, HLDA outputs a "L" signal. While applying a "L" signal to the RDY pin, the microcomputer is placed in a wait state. VCC1, VCC2 VSS AVCC AVSS RESET CNVSS BYTE D0 to D7 D8 to D15 A0 to A19 A0/D0 to A7/D7 A1/D0 to A8/D7 CS0 to CS3 WRL/WR WRH/BHE RD ALE HOLD HLDA RDY Power supply input Analog power supply input Reset input CNVSS External data bus width select input Bus control pins(4) I I I I I I/O I/O O I/O I/O O O O I O I VCC1 VCC1 VCC1 VCC1 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 VCC2 Power Signal name Pin name I/O type Descriptionsupply I : Input O : Output I/O : Input and output Power supply : Power supplies which relate to the external bus pins are separated as VCC2, thus they can be inter- faced using the different voltage as VCC1. NOTES: 1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted. 3. When use VCC1 ≥ VCC2, contacts due to some points or restrictions to be checked. 4. This pin function is not in M16C/62PT.

M16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 17 1. Overview Table 1.10 Pin Description (100-pin and 128-pin Version) (2) XIN XOUT XCIN XCOUT BCLK CLKOUT INT0 to INT5 NMI KI0 to KI3 TA0OUT to TA4OUT TA0IN to TA4IN ZP TB0IN to TB5IN __ __ U, U, V, V, W, W CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK4 RXD0 to RXD2 SIN3, SIN4 TXD0 to TXD2 SOUT3, SOUT4 CLKS1 SDA0 to SDA2 SCL0 to SCL2 Main clock input Main clock output Sub clock input Sub clock output BCLK output (2) Clock output INT interrupt input NMI interrupt input Key input interrupt input Timer A Timer B Three-phase motor control output Serial I/O I2C mode VCC1 VCC1 VCC1 VCC1 VCC2 VCC2 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 I O I O O O I I I I/O I I I O I O I/O I I O O O I/O I/O I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT (3). To use the external clock, input the clock from XIN and leave XOUT open. I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (3). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is outputted. Input pins for the INT interrupt Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register. Input pins for the key input interrupt These are timer A0 to timer A4 I/O pins. (except the output of TAOUT for the N- channel open drain output.) These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins. These are send control input pins. These are receive control output pins. These are transfer clock I/O pins. These are serial data input pins. These are serial data input pins. These are serial data output pins. (except TXD2 for the N-channel open drain output.) These are serial data output pins. This is output pin for transfer clock output from multiple pins function. These are serial data I/O pins. (except SDA2 for the N-channel open drain output.) These are transfer clock I/O pins. (except SCL2 for the N-channel open drain output.) I : Input O : Output I/O : Input and output NOTES: 1. When use VCC1 ≥ VCC2, contacts due to some points or restrictions to be checked. 2. This pin function is not in M16C/62PT. 3. Ask the oscillator maker the oscillation characteristic. Power Signal name Pin name I/O type Descriptionsupply

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 18 Table 1.11 Pin Description (100-pin and 128-pin Version) (3) VREF AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7 ADTRG ANEX0 ANEX1 DA0, DA1 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7 (2), P13_0 to P13_7 (2) P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7 (2) P8_0 to P8_4, P8_6, P8_7, P14_0, P14_1(2) P8_5 Reference voltage input A-D converter D-A converter I/O port Input port VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC2 VCC1 VCC1 VCC1 Applies the reference voltage for the A-D converter and D-A converter. Analog input pins for the A-D converter This is an A-D trigger input pin. This is the extended analog input pin for the A-D converter, and is the output in external op-amp connection mode. This is the extended analog input pin for the A-D converter. This is the Input pin for the D-A converter. 8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program. 8-bit I/O ports having equivalent functions to P0. (except P7_0 and P7_1 for the N-channel open drain output.) I/O ports having equivalent functions to P0. Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register. I I I I/O I O I/O I/O I/O I I : Input O : Output I/O : Input and output NOTES: 1. When use VCC1 ≥ VCC2, contacts due to some points or restrictions to be checked. 2. Ports P11 to P14 are provided in the 128-pin version only. Power Signal name Pin name I/O type Descriptionsupply

M16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 19 1. Overview Apply 2.7 to 5.5 V to the VCC1 pin and 0 V to the VSS pin. (2) Applies the power supply for the A-D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS. The microcomputer is in a reset state when applying "L" to the this pin. Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in micropro- cessor mode. As for the BYTE pin of the 80-pin versions, pull-up processing is performed within the microcomputer. I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT (3). To use the external clock, input the clock from XIN and leave XOUT open. I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (3). To use the external clock, input the clock from XCIN and leave XCOUT open. The clock of the same cycle as fC, f8, or f32 is outputted. Input pins for the INT interrupt Input pin for the NMI interrupt. Input pins for the key input interrupt These are timer A0, timer A3 and Timer A4 I/O pins. (except the output of TAOUT for the N-channel open drain output.) These are timer A0, timer A3 and Timer A4 input pins. Input pin for the Z-phase. These are timer B0, timer B2 to timer B5 input pins. These are send control input pins. These are receive control output pins. These are transfer clock I/O pins. These are serial data input pins. These are serial data input pins. These are serial data output pins. (except TXD2 for the N-channel open drain output.) These are serial data output pins. This is output pin for transfer clock output from multiple pins function. These are serial data I/O pins. (except SDA2 for the N-channel open drain output.) These are transfer clock I/O pins. (except SCL2 for the N-channel open drain output.) VCC1, VSS AVCC, AVSS RESET CNVSS (BYTE) XIN XOUT XCIN XCOUT CLKOUT INT0 to INT2 NMI KI0 to KI3 TA0OUT, TA3OUT, TA4OUT TA0IN, TA3IN, TA4IN ZP TB0IN, TB2IN to TB5IN CTS0, CTS2 RTS0, RTS2 CLK0, CLK1, CLK3, CLK4 RXD0 to RXD2 SIN4 TXD0 to TXD4 SOUT3, SOUT4 CLKS1 SDA0 to SDA2 SCL0 to SCL2 Power supply input Analog power supply input Reset input CNVSS Main clock input Main clock output Sub clock input Sub clock output Clock output INT interrupt input NMI interrupt input Key input interrupt input Timer A Timer B Serial I/O I2C mode I I I I I O I O O I I I I/O I I I I O I/O I I O O O I/O I/O VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC2 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 Power Signal name Pin name I/O type Descriptionsupply I : Input O : Output I/O : Input and output NOTES: 1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted. 2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 pin. 3. Ask the oscillator maker the oscillation characteristic. Table 1.12 Pin Description (80-pin Version) (1)

OverviewM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 20 Table 1.13 Pin Description (80-pin Version) (2) VREF AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7 ADTRG ANEX0 ANEX1 DA0, DA1 P0_0 to P0_7, P2_0 to P2_7, P3_0 to P3_7, P5_0 to P5_7, P6_0 to P6_7, P10_0 to P10_7 P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7 P4_0 to P4_3, P7_0, P7_1, P7_6, P7_7 P8_5 Reference voltage input A-D converter D-A converter I/O port Input port VCC1 VCC1 VCC1 VCC1 VCC1 VCC1 VCC1VCC1 VCC1 VCC1 Applies the reference voltage for the A-D converter and D-A converter. Analog input pins for the A-D converter This is an A-D trigger input pin. This is the extended analog input pin for the A-D converter, and is the output in external op-amp connection mode. This is the extended analog input pin for the A-D converter. This is the Input pin for the D-A converter 8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program. I/O ports having equivalent functions to P0. I/O ports having equivalent functions to P0. (except P7_0 and P7_1 for the N-channel open drain output.) Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register. I I I I/O I O I/O I/O I/O I I : Input O : Output I/O : Input and output NOTES: 1. There is no external connections for port P1, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. Set the direction bits in these ports to “1” (input mode), and set the output data to “0” (“L”) using the program. Power Signal name Pin name I/O type Descriptionsupply

M16C/62 Group (M16C/62P , M16C/62PT) page 21 2. Central Processing Unit (CPU) 48fo3002,70.voN01.2.veR 2. Central Processing Unit (CPU) Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks. Figure 2.1 Central Processing Unit Register

2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0. The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32- bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0). Data registers (1) Address registers (1) Frame base registers (1) Program counter Interrupt table register User stack pointer Interrupt stack pointer Static base register Flag register NOTES: 1. These registers comprise a register bank. There are two register banks. R0H(R0's high bits) b15 b8 b7 b0 INTBH USP ISP SB /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines /LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines CDZSBOIUIPL R0L(R0's low bits) R1H(R1's high bits)R1L(R1's low bits) b31 FB b19 INTBL b15 b0 PC b19 b0 b15 b0 FLG b15 b0 b15 b0 b7 b8 Reserved area Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved area Processor interrupt priority level The upper 4 bits of INTB are INTBH and the lower 16 bits of INTB are INTBL.

M16C/62 Group (M16C/62P, M16C/62PT) 2. Central Processing Unit (CPU) 48fo3002,70.voN01.2.veR page 22

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to “0”.

2.8.3 Zero Flag (Z Flag)

This flag is set to “1” when an arithmetic operation resulted in 0; otherwise, it is “0”.

2.8.4 Sign Flag (S Flag)

This flag is set to “1” when an arithmetic operation resulted in a negative value; otherwise, it is “0”.

2.8.5 Register Bank Select Flag (B Flag)

2.8.6 Overflow Flag (O Flag)

This flag is set to “1” when the operation resulted in an overflow; otherwise, it is “0”.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt. Maskable interrupts are disabled when the I flag is “0”, and are enabled when the I flag is “1”. The I flag is cleared to “0” when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is “0”; USP is selected when the U flag is “1”. The U flag is cleared to “0” when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7. If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

M16C/62 Group (M16C/62P, M16C/62PT) 4. SFR 48fo3002,70.voN01.2.veR page 24 DMA0 control register DM0CON 00000X00b DMA0 transfer counter TCR0 XXh XXh DMA1 control register DM1CON 00000X00b DMA1 source pointer SAR1 XXh XXh XXh DMA1 transfer counter TCR1 XXh XXh DMA1 destination pointer DAR1 XXh XXh XXh Watchdog timer start register WDTS XXh Watchdog timer control register WDC 00XXXXXXb (4) Processor mode register 0 (2) PM0 00000000b(CNVSS pin is “L”) 00000011b(CNVSS pin is “H ”) Chip select control register (6) CSR 00000001b System clock control register 0 CM0 01001000b System clock control register 1 CM1 00100000b Address match interrupt enable register AIER XXXXXX00b Protect register PRCR XX000000b Processor mode register 1 PM1 00001000b DMA0 destination pointer DAR0 XXh XXh XXh NOTES : 1. The blank areas are reserved and cannot be accessed by users. 2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset. 3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset. 4. The WDC5 bit is “0” (cold start) immediately after power-on. It can only be set to “1” in a program. It is set to “0” when the input voltage at the V CC1 pin drops to Vdet2 or less while the VC25 bit in the VCR2 register is set to “1” (RAM retention limit detection circuit enable 5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset. 6. This register cannot be used by M16C/62PT. X : Nothing is mapped to this bit Data bank register (6) DBR 00h Oscillation stop detection register (3) CM2 0000X000b Chip select expansion control register (6) CSE 00h PLL control register 0 PLC0 0001X010b Processor mode register 2 PM2 XXX00000b 0000h 0001h 0002h 0003h 0004h 0005h 0006h 0007h 0008h 0009h 000Ah 000Bh 000Ch 000Dh 000Eh 000Fh 0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch 003Dh 003Eh 003Fh Address Register Symbol After reset Address match interrupt register 0 RMAD0 00h 00h X0h Address match interrupt register 1 RMAD1 00h 00h X0h DMA0 source pointer SAR0 XXh XXh XXh Voltage detection register 1 (5, 6) VCR1 00001000b Voltage detection register 2 (5, 6) VCR2 00h Voltage down detection interrupt register (6) D4INT 00h 4. SFR

M16C/62 Group (M16C/62P, M16C/62PT) page 25 4. SFR 48fo3002,70.voN01.2.veR Timer A1 interrupt control register TA1IC XXXXX000b UART0 transmit interrupt control register S0TIC XXXXX000b Timer A0 interrupt control register TA0IC XXXXX000b Timer A2 interrupt control register TA2IC XXXXX000b UART0 receive interrupt control register S0RIC XXXXX000b UART1 transmit interrupt control register S1TIC XXXXX000b UART1 receive interrupt control register S1RIC XXXXX000b DMA1 interrupt control register DM1IC XXXXX000b DMA0 interrupt control register DM0IC XXXXX000b Key input interrupt control register KUPIC XXXXX000b A-D conversion interrupt control register ADIC XXXXX000b UART2 Bus collision detection interrupt control register BCNIC XXXXX000b UART2 transmit interrupt control register S2TIC XXXXX000b UART2 receive interrupt control register S2RIC XXXXX000b INT1 interrupt control register INT1IC XX00X000b Timer B0 interrupt control register TB0IC XXXXX000b Timer B2 interrupt control register TB2IC XXXXX000b Timer A3 interrupt control register TA3IC XXXXX000b INT2 interrupt control register INT2IC XX00X000b INT0 interrupt control register INT0IC XX00X000b Timer B1 interrupt control register TB1IC XXXXX000b Timer A4 interrupt control register TA4IC XXXXX000b INT3 interrupt control register INT3IC XX00X000b Timer B5 interrupt control register TB5IC XXXXX000b Timer B4 interrupt control register, UART1 BUS collision detection interrupt control register TB4IC, U1BCNICXXXXX000b Timer B3 interrupt control register, UART0 BUS collision detection interrupt control register TB3IC, U0BCNICXXXXX000b SI/O4 interrupt control register (S4IC), INT5 interrupt control register S4IC, INT5IC XX00X000b SI/O3 interrupt control register, INT4 interrupt control register S3IC, INT4IC XX00X000b NOTES : 1. The blank areas are reserved and cannot be accessed by users. X : Nothing is mapped to this bit 0040h 0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch 004Dh 004Eh 004Fh 0050h 0051h 0052h 0053h 0054h 0055h 0056h 0057h 0058h 0059h 005Ah 005Bh 005Ch 005Dh 005Eh 005Fh 0060h 0061h 0062h 0063h 0064h 0065h 0066h 0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Eh 007Fh Address Register Symbol After reset

M16C/62 Group (M16C/62P, M16C/62PT) 4. SFR 48fo3002,70.voN01.2.veR page 26 0080h 0081h 0082h 0083h 0084h 0085h 0086h 0087h to 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01BCh 01BDh 01BEh 01BFh 00C0h to 02AFh 0250h 0251h 0252h 0253h 0254h 0255h 0256h 0257h 0258h 0259h 025Ah 025Bh 025Ch 025Dh 025Eh 025Fh 0260h to 032Fh 0330h 0331h 0332h 0333h 0334h 0335h 0336h 0337h 0338h 0339h 033Ah 033Bh 033Ch 033Dh 033Eh 033Fh NOTES : 1. The blank areas are reserved and cannot be accessed by users. 2. This register is included in the flash memory version. X : Nothing is mapped to this bit Peripheral clock select register PCLKR 00000011b Flash memory control register 0 (2) FMR0 XX000001b Flash memory control register 1 (2) FMR1 0X00XX0Xb Address match interrupt register 2 RMAD2 00h 00h X0h Address match interrupt register 3 RMAD3 00h 00h X0h Address match interrupt enable register 2 AIER2 XXXXXX00b Address Register Symbol After reset Flash identification register (2) FIDR XXXXXX00b

M16C/62 Group (M16C/62P, M16C/62PT) page 27 4. SFR 48fo3002,70.voN01.2.veR Address Register Symbol After reset 0340h 0341h 0342h 0343h 0344h 0345h 0346h 0347h 0348h 0349h 034Ah 034Bh 034Ch 034Dh 034Eh 034Fh 0350h 0351h 0352h 0353h 0354h 0355h 0356h 0357h 0358h 0359h 035Ah 035Bh 035Ch 035Dh 035Eh 035Fh 0360h 0361h 0362h 0363h 0364h 0365h 0366h 0367h 0368h 0369h 036Ah 036Bh 036Ch 036Dh 036Eh 036Fh 0370h 0371h 0372h 0373h 0374h 0375h 0376h 0377h 0378h 0379h 037Ah 037Bh 037Ch 037Dh 037Eh 037Fh Timer A1-1 register TA11 XXh XXh Timer A2-1 register TA21 XXh XXh Dead time timer DTT XXh Timer B2 interrupt occurrence frequency set counter ICTB2 XXh Three-phase PWM control register 0 INVC0 00h Three-phase PWM control register 1 INVC1 00h Three-phase output buffer register 0 IDB0 00h Three-phase output buffer register 1 IDB1 00h Timer B3 register TB3 XXh XXh Timer B4 register TB4 XXh XXh Timer B5 register TB5 XXh XXh Timer B3, 4, 5 count start flag TBSR 000XXXXXb Timer B3 mode register TB3MR 00XX0000b Timer B4 mode register TB4MR 00XX0000b Timer B5 mode register TB5MR 00XX0000b Interrupt cause select register IFSR 00h SI/O3 transmit/receive register S3TRR XXh SI/O4 transmit/receive register S4TRR XXh SI/O3 control register S3C 01000000b SI/O3 bit rate generator S3BRG XXh SI/O4 bit rate generator S4BRG XXh SI/O4 control register S4C 01000000b UART2 special mode register U2SMR X0000000b UART2 receive buffer register U2RB XXh XXh UART2 transmit buffer register U2TB XXh XXh UART2 transmit/receive control register 0 U2C0 00001000b UART2 transmit/receive mode register U2MR 00h UART2 transmit/receive control register 1 U2C1 00000010b UART2 bit rate generator U2BRG XXh Timer A4-1 register TA41 XXh XXh UART2 special mode register 2 U2SMR2 X0000000b NOTES : 1. The blank areas are reserved and cannot be accessed by users. X : Nothing is mapped to this bit UART2 special mode register 3 U2SMR3 000X0X0Xb Interrupt cause select register 2 IFSR2A 00XXXXXXb UART0 special mode register 2 U0SMR2 X0000000b UART0 special mode register U0SMR X0000000b UART0 special mode register 3 U0SMR3 000X0X0Xb UART0 special mode register 4 U0SMR4 00h UART1 special mode register 2 U1SMR2 X0000000b UART1 special mode register U1SMR X0000000b UART1 special mode register 3 U1SMR3 000X0X0Xb UART1 special mode register 4 U1SMR4 00h UART2 special mode register 4 U2SMR4 00h

M16C/62 Group (M16C/62P, M16C/62PT) 4. SFR 48fo3002,70.voN01.2.veR page 28 0380h 0381h 0382h 0383h 0384h 0385h 0386h 0387h 0388h 0389h 038Ah 038Bh 038Ch 038Dh 038Eh 038Fh 0390h 0391h 0392h 0393h 0394h 0395h 0396h 0397h 0398h 0399h 039Ah 039Bh 039Ch 039Dh 039Eh 039Fh 03A0h 03A1h 03A2h 03A3h 03A4h 03A5h 03A6h 03A7h 03A8h 03A9h 03AAh 03ABh 03ACh 03ADh 03AEh 03AFh 03B0h 03B1h 03B2h 03B3h 03B4h 03B5h 03B6h 03B7h 03B8h 03B9h 03BAh 03BBh 03BCh 03BDh 03BEh 03BFh Timer A0 register TA0 XXh XXh Timer A1 register TA1 XXh XXh Timer A2 register TA2 XXh XXh Timer B0 register TB0 XXh XXh Timer B1 register TB1 XXh XXh Timer B2 register TB2 XXh XXh Count start flag TABSR 00h One-shot start flag ONSF 00h Timer A0 mode register TA0MR 00h Timer A1 mode register TA1MR 00h Timer A2 mode register TA2MR 00h Timer B0 mode register TB0MR 00XX0000b Timer B1 mode register TB1MR 00XX0000b Timer B2 mode register TB2MR 00XX0000b Up-down flag UDF 00h (2) Timer A3 register TA3 XXh XXh Timer A4 register TA4 XXh XXh Timer A3 mode register TA3MR 00h Timer A4 mode register TA4MR 00h Trigger select register TRGSR 00h Clock prescaler reset flag CPSRF 0XXXXXXXb UART0 transmit/receive mode register U0MR 00h UART0 transmit buffer register U0TB XXh XXh UART0 receive buffer register U0RB XXh XXh UART1 transmit/receive mode register U1MR 00h UART1 transmit buffer register U1TB XXh XXh UART1 receive buffer register U1RB XXh XXh UART0 bit rate generator U0BRG XXh UART0 transmit/receive control register 0 U0C0 00001000b UART0 transmit/receive control register 1 U0C1 00000010b UART1 bit rate generator U1BRG XXh UART1 transmit/receive control register 0 U1C0 00001000b UART1 transmit/receive control register 1 U1C1 00000010b DMA1 request cause select register DM1SL 00h DMA0 request cause select register DM0SL 00h CRC data register CRCD XXh XXh CRC input register CRCIN XXh UART transmit/receive control register 2 UCON X0000000b NOTES : 1.The blank areas are reserved and cannot be accessed by users. 2. Bits 7 to 5 in the Up-down flag are “ 0” by reset. However, The values in these bits when read are indeterminate. X : Nothing is mapped to this bit Timer B2 special mode register TB2SC XXXXXX00b Address Register Symbol After reset

M16C/62 Group (M16C/62P, M16C/62PT) page 29 4. SFR 48fo3002,70.voN01.2.veR 03C0h 03C1h 03C2h 03C3h 03C4h 03C5h 03C6h 03C7h 03C8h 03C9h 03CAh 03CBh 03CCh 03CDh 03CEh 03CFh 03D0h 03D1h 03D2h 03D3h 03D4h 03D5h 03D6h 03D7h 03D8h 03D9h 03DAh 03DBh 03DCh 03DDh 03DEh 03DFh 03E0h 03E1h 03E2h 03E3h 03E4h 03E5h 03E6h 03E7h 03E8h 03E9h 03EAh 03EBh 03ECh 03EDh 03EEh 03EFh 03F0h 03F1h 03F2h 03F3h 03F4h 03F5h 03F6h 03F7h 03F8h 03F9h 03FAh 03FBh 03FCh 03FDh 03FEh 03FFh NOTES : 1. The blank areas are reserved and cannot be accessed by users. 2. At hardware reset 1 or hardware reset 2, the register is as follows:

“00000000b” where “L” is inputted to the CNV SS pin
“00000010b” where “H ” is inputted to the CNVSS pin At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:
“00000000b” where the PM01 to PM00 bits in the PM0 register are “00b” (single-chip mode)
“00000010b” where the PM01 to PM00 bits in the PM0 register are “01b” (memory expansion mode) or “11b” (microprocessor mode) X : Nothing is mapped to this bit A-D register 7 AD7 XXh XXh A-D register 0 AD0 XXh XXh A-D register 1 AD1 XXh XXh A-D register 2 AD2 XXh XXh A-D register 3 AD3 XXh XXh A-D register 4 AD4 XXh XXh A-D register 5 AD5 XXh XXh A-D register 6 AD6 XXh XXh A-D control register 0 ADCON0 00000XXXb D-A register 0 DA0 00h D-A register 1 DA1 00h D-A control register DACON 00h A-D control register 2 ADCON2 00h A-D control register 1 ADCON1 00h Port P0 register P0 XXh Port P0 direction register PD0 00h Port P1 register P1 XXh Port P1 direction register PD1 00h Port P2 register P2 XXh Port P2 direction register PD2 00h Port P3 register P3 XXh Port P3 direction register PD3 00h Port P4 register P4 XXh Port P4 direction register PD4 00h Port P5 register P5 XXh Port P5 direction register PD5 00h Port P6 register P6 XXh Port P6 direction register PD6 00h Port P7 register P7 XXh Port P7 direction register PD7 00h Port P8 register P8 XXh Port P8 direction register PD8 00X00000b Port P9 register P9 XXh Port P9 direction register PD9 00h Port P10 register P10 XXh Port P10 direction register PD10 00h Pull-up control register 0 PUR0 00h Pull-up control register 1 PUR1 00000000b 00000010b Pull-up control register 2 PUR2 00h Port control register PCR 00h Port P14 control register PC14 XX00XXXXb Pull-up control register 3 PUR3 00h Port P11 register P11 XXh Port P12 register P12 XXh Port P13 register P13 XXh Port P11 direction register PD11 00h Port P12 direction register PD12 00h Port P13 direction register PD13 00h Register Symbol After resetAddress (2)

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 30 Table 5.1 Absolute Maximum Ratings O p e r a t i n g a m b i e n t t e m p e r a t u r e P a r a m e t e rU n i t V R E F , X I N I n p u t v o l t a g e A n a l o g s u p p l y v o l t a g e Supply voltage O u t p u t v o l t a g e X O U T VO t o VC C Pd Power dissipation S t o r a g e t e m p e r a t u r e R a t e d v a l u e V V V C o n d i t i o n VI A VC C VC C 1, VC C Ts t g To p r S y m b o l mW P 3 _ 0 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 7 _ 0 , P 7 _ 1 P 7 _ 0 , P 7 _ 1 - 0 . 3 t o 6 . 5 V V R E S E T , C N V S S , B Y T E , VCC1 =AV CC VCC1 =AV CC - 0 . 3 t o 6 . 5 P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 , S u p p l y v o l t a g e - 0 . 3 t o VC C 1+ 0 . 1VVC C

2 VCC2

P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 t o VC C ) V V P11_0 to P11_7, P14_0, P14_1, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P12_0 to P12_7, P13_0 to P13_7 -0.3 to VCC2 +0.3 (1) V - 0 . 3 t o 6 . 5 - 6 5 t o 1 5 0 300 - 2 0 t o 8 5 / - 4 0 t o 8 5 - 0 . 3 t o 6 . 5 NOTES: 1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. -40 °C < Topr ≤ 85 °C W h e n t h e m i c r o c o m p u t e r i s o p e r a t i n g F l a s h p r o g r a m e r a s e 0 t o 6 0 5. Electrical Characteristics

5.1 Electrical Characteristics (M16C/62P)

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 31 2 . 75 . 5 T y p a x . UnitP a r a m e t e r VC C 1, VC C 2 5.0S u p p l y v o l t a g e ( VC C 1≥V C C S y m b o l Min. S t a n d a r d A n a l o g s u p p l y v o l t a g e VC C 1A V c c V 0A n a l o g s u p p l y v o l t a g e S u p p l y v o l t a g e VI H IOH (avg) H I G H a v e r a g e o u t p u t c u r r e n t mA mA V s s A V s s 0 . 8 VC C V V V V V VC C 0 . 2 VC C 0.2VCC1 L O W i n p u t v o l t a g e 0.16VCC2 IOH (peak) HIGH peak output current H I G H i n p u t v o l t a g e -5.0 -10.0 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 3 _ 1 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 V V0 . 8 VC C 0 . 5 VC C VC C VC C ( d a t a i n p u t d u r i n g m e m o r y e x p a n s i o n a n d m i c r o p r o c e s s o r m o d e s ) P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 ( d u r i n g s i n g l e - c h i p m o d e ) P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 L O W p e a k o u t p u t c u r r e n t 1 0 . 0 5.0 m A LOW average output current IO L p e a k mAIOL (avg) V P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 7 _ 0 , P 7 _ 1 0 . 8 VC C 1 6 . 5V VI L P 1 1 _ 0 t o P 1 1 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 1 1 _ 0 t o P 1 1 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 P 1 1 _ 0 t o P 1 1 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 NOTES: 1. Referenced to VCC1 = VCC2 = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified. 2. SVCC indicates the minimum time gradient until VCC1 reaches 2.7V. 3. The mean output current is the mean value within 100ms. 4. The total IOL (peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be 80mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH (peak) for ports P0, P1, and P2 must be -40mA max. The total IOH (peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH (peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH (peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max. 5. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. 0 . 8 VC C

1 VVCC1

P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , X I N , R E S E T , C N V S S , B Y T E P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 , P 3 _ 1 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 ( d u r i n g s i n g l e - c h i p m o d e ) V0.2VCC20 (data input during memory expansion and microprocessor modes) P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, XIN, RESET, CNVSS, BYTE P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 , r i p p l e ) P o w e r s u p p l y r i p p l e a l l o w a b l e f r e q u e n c y P o w e r s u p p l y r i p p l e a l l o w a b l e a m p l i t u d e v o l t a g e VP P r i p p l e ) (VCC1 =5V) (VCC1 =3V) P o w e r s u p p l y r i p p l e r i s i n g / f a l l i n g g r a d i e n t VC C V T (VCC1 =5V) (VCC1 =3V) P o w e r s u p p l y r i s i n g g r a d i e n t S VC C ( 1 0 0.5 0. 3 0. 3 0. 3 0 . 0 5 M H z V V V / m s V / m s V / m s Table 5.2 Recommended Operating Conditions (1) (1) Vp-p(ripple) f(ripple) SV CC t V VCC1

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 32 Table 5.3 Recommended Operating Conditions (2) (1) Main clock input oscillation frequency 16.0 0.0f(XIN) operating maximum frequency [MHz] VCC1 [V] (main clock: no division) 5.53.0 10.0 2.7 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 20 x VCC1 -44MHz PLL clock oscillation frequency 24.0 0.0f(PLL) operating maximum frequency [MHz] VCC1 [V] (PLL clock oscillation) 5.5 10.0 2.7 /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines 3.0 46.67 x VCC1 -116MHz T y p .M a x . U n i tP a r a m e t e rS y m b o l Min. S t a n d a r d NO T E S: R e f e r e n c e d t o VC C VC C t o V a t To p r t o C t o C u n l e s s o t h e r w i s e s p e c i f i e d R e l a t i o n s h i p b e t w e e n m a i n c l o c k o s c i l l a t i o n f r e q u e n c y P L L c l o c k o s c i l l a t i o n f r e q u e n c y a n d s u p p l y v o l t a g e f ( X I N ) M a i n c l o c k i n p u t o s c i l l a t i o n f r e q u e n c y 2 0 X VC C 1- 4 4 VC C 1= 3 . 0 t o 5 . 5 V VC C 1= 2 . 7 t o 3 . 0 V MHz MHz 1 6 f ( X C I N )S u b - c l o c k o s c i l l a t i o n f r e q u e n c y kHz503 2 . 7 6 8 f ( R i n g ) R i n g o s c i l l a t i o n f r e q u e n c y MHz1 f ( P L L ) P L L c l o c k o s c i l l a t i o n f r e q u e n c y 4 6 . 6 7 X VC C VC C 1= 3 . 0 t o 5 . 5 V VC C 1= 2 . 7 t o 3 . 0 V 1 0 1 0 MHz MHz 2 4 f (BCLK) CPU operation clock 0 MHz24 tS U ( P L L ) P L L f r e q u e n c y s y n t h e s i z e r s t a b i l i z a t i o n w a i t t i m e VC C 1= 5 . 0 V VC C 1= 3 . 0 V 50 20 ms ms 0 . 5 2

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 33 Table 5.4 A-D Conversion Characteristics (1) Standard Min. T y p a x I N L R e s o l u t i o n I n t e g r a l n o n l i n e a r i t y e r r o r BitsVR E F = VC C 1 1 0 S y m b o lP a r a m e t e rM e a s u r i n g c o n d i t i o nU n i t AN0 to AN7 input AN0_0 to AN0_7 input AN2_0 to AN2_7 input ANEX0, ANEX1 input V R E VC C V LSB±3 L S B± 7 LSBVREF =VCC1 =3.3V8 b i t ±2 R LADDER tCONV Ladder resistance Conversion time(10bit), Sample & hold function available Reference voltage Analog input voltage kΩ µs V VI A VREF 2.0 VCC1 VR E F 2.75 Conversion time(8bit), Sample & hold function available µs2 . 3 3tC O N V tS A M P Sampling time 0 . 2 5 µs VREF =VCC1 VREF =VCC1 =5V, øAD=12MHz VR E F = VC C 1= 5 V , ø A D = 1 2 M H z DNL Differential non-linearity error Offset error Gain error LSB LSB LSB NOTES: 1. Referenced to VCC1 =AV CC =VREF =3.3 to 5.5V, VSS =AV SS =0V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified. 2. If VCC1 > VCC2 , do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins. 3. AD operation clock frequency (øAD frequency) must be 12 MHz or less. And divide the fAD if VCC1 is less than 4.0V, and øAD frequency into 10 MHz or less. 4. A case without sample & hold function turn øAD frequency into 250 kHz or more in addition to a limit of Note 3. A case with sample & hold function turn øAD frequency into 1MHz or more in addition to a limit of Note 3. 1 0 b i t VR E VC C V L S B± 5 L S B± 7 VR E VC C V L S B± 3 L S B± 7 L S BVR E F = VC C 1= 3 . 3 V8 b i t ± 2 10 bit VR E VC C V L S B± 5 LSB±7 – A b s o l u t e a c c u r a c y External operation amp connection mode AN0 to AN7 input AN0_0 to AN0_7 input AN2_0 to AN2_7 input ANEX0, ANEX1 input External operation amp connection mode AN0 to AN7 input AN0_0 to AN0_7 input AN2_0 to AN2_7 input ANEX0, ANEX1 input External operation amp connection mode AN0 to AN7 input AN0_0 to AN0_7 input AN2_0 to AN2_7 input ANEX0, ANEX1 input External operation amp connection mode Tolerance level impedance– 3k Ω Table 5.5 D-A Conversion Characteristics (1) Min. Typ. Max. ts u R O R e s o l u t i o n Absolute accuracy S e t u p t i m e O u t p u t r e s i s t a n c e R e f e r e n c e p o w e r s u p p l y i n p u t c u r r e n t B i t s kΩ mAIV R E F 1.0 1 . 5 S y m b o lP a r a m e t e rM e a s u r i n g c o n d i t i o nU n i t 2 01 04 µs ( N o t e 2 ) Standard N O T E S : R e f e r e n c e d t o VC C VR E t o V VS A VS V a t To p r t o C t o C u n l e s s o t h e r w i s e s p e c i f i e d T h i s a p p l i e s w h e n u s i n g o n e D A c o n v e r t e r w i t h t h e D A r e g i s t e r f o r t h e u n u s e d D A c o n v e r t e r s e t t o h T h e A D c o n v e r t e r s l a d d e r r e s i s t a n c e i s n o t i n c l u d e d A l s o w h e n D A r e g i s t e r c o n t e n t s a r e n o t h t h e c u r r e n t IV R E F a l w a y s f l o w s e v e n t h o u g h V r e f m a y h a v e b e e n s e t t o b e u n c o n n e c t e d b y t h e A D c o n t r o l r e g i s t e r

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 34 Table 5.6 Flash Memory Version Electrical Characteristics (1) for 100 cycle products (D3, D5, U3, U5) Min. Typ. Max. Word program time (VCC1 =5.0V, Topr=25°C) B l o c k e r a s e t i m e VC C V To p C E r a s e a l l u n l o c k e d b l o c k s t i m e L o c k b i t p r o g r a m t i m e P a r a m e t e rU n i t S t a n d a r d 2 5 0 . 3 2 5 2 0 0 2 0 0 µs s s µs

4 X n

F l a s h m e m o r y c i r c u i t s t a b i l i z a t i o n w a i t t i m etPS 1 5 µs S y m b o l N O T E S : e f e r e n c e d t o VC C t o V t o V a t To p r t o C u n l e s s o t h e r w i s e s p e c i f i e d d e n o t e s t h e n u m b e r o f b l o c k e r a s e s r o g r a m a n d E r a s e E n d u r a n c e r e f e r s t o t h e n u m b e r o f t i m e s a b l o c k e r a s e c a n b e p e r f o r m e d I f t h e p r o g r a m a n d e r a s e e n d u r a n c e i s n n o r e a c h b l o c k c a n b e e r a s e d n t i m e s F o r e x a m p l e i f a K b y t e s b l o c k A i s e r a s e d a f t e r w r i t i n g w o r d d a t a t i m e s e a c h t o a d i f f e r e n t a d d r e s s t h i s c o u n t s a s o n e p r o g r a m a n d e r a s e e n d u r a n c e D a t a c a n n o t b e w r i t t e n t o t h e s a m e a d d r e s s m o r e t h a n o n c e w i t h o u t e r a s i n g t h e b l o c k R e w r i t e p r o h i b i t e d a x i m u m n u m b e r o f E W c y c l e s f o r w h i c h o p e r a t i o n i s g u a r a n t e e d .T o p r t o C D D U U t o C D D U U e f e r e n c e d t o VC C t o V a t To p r t o C D U t o C D U u n l e s s o t h e r w i s e s p e c i f i e d a b l e a p p l i e s f o r b l o c k A o r b l o c k p r o g r a m a n d e r a s e e n d u r a n c e O t h e r w i s e u s e T a b l e o r e d u c e t h e n u m b e r o f p r o g r a m a n d e r a s e e n d u r a n c e w h e n w o r k i n g w i t h s y s t e m s r e q u i r i n g n u m e r o u s r e w r i t e s w r i t e t o u n u s e d w o r d a d d r e s s e s w i t h i n t h e b l o c k i n s t e a d o f r e w r i t e E r a s e b l o c k o n l y a f t e r a l l p o s s i b l e a d d r e s s e s a r e u s e d F o r e x a m p l e a n w o r d p r o g r a m c a n b e w r i t t e n t i m e s m a x i m u m b e f o r e e r a s e b e c o m e s n e c e s s a r y M a i n t a i n i n g a n e q u a l n u m b e r o f e r a s u r e b e t w e e n b l o c k A a n d b l o c k w i l l a l s o i m p r o v e e f f i c i e n c y I t i s i m p o r t a n t t o t r a c k t h e t o t a l n u m b e r o f t i m e s e r a s u r e i s u s e d h o u l d e r a s e e r r o r o c c u r d u r i n g b l o c k e r a s e a t t e m p t t o e x e c u t e c l e a r s t a t u s r e g i s t e r c o m m a n d t h e n b l o c k e r a s e c o m m a n d a t l e a s t t h r e e t i m e s u n t i l e r a s e e r r o r d i s a p p e a r s u s t o m e r s d e s i r i n g E W f a i l u r e r a t e i n f o r m a t i o n s h o u l d c o n t a c t t h e i r R e n e s a s t e c h n i c a l s u p p o r t r e p r e s e n t a t i v e P r o g r a m a n d e r a s e e n d u r a n c e ( )- 100

4 K b y t e s b l o c k

8 K b y t e s b l o c k

D a t a h o l d t i m e ) 1 0y e a r- 0 . 3 0 . 5 0 . 8 s s sMin. Typ. Max. W o r d p r o g r a m t i m e ( VC C 1= 5 . 0 V , To p r= 2 5 ° C ) B l o c k e r a s e t i m e VC C V To p C L o c k b i t p r o g r a m t i m e P a r a m e t e rU n i tStandard 0 . 3 2 5 µs s µs S y m b o l P r o g r a m a n d e r a s e e n d u r a n c e )- 1 Flash memory circuit stabilization wait timetPS µs D a t a h o l d t i m e ) 1 0y e a r- c y c l e cycle Table 5.8 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60oC) Flash program, erase voltage Flash read operation voltage Table 5.7 Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (D7, D9, U7, U7) (Block A and Block 1 (7))

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 35 Table 5.9 Low Voltage Detection Circuit Electrical Characteristics (1) S y m b o l S t a n d a r d T y p . UnitMeasuring condition M i n .M a x .P a r a m e t e r Vd e t 4 Vo l t a g e d o w n d e t e c t i o n v o l t a g e V3 . 84 . 4 VC C 1= 0 . 8 t o 5 . 5 V NO T E S: Vd e t Vd e t Vd e t W h e r e r e s e t l e v e l d e t e c t i o n v o l t a g e i s l e s s t h a n V i f t h e s u p p l y p o w e r v o l t a g e i s g r e a t e r t h a n t h e r e s e t l e v e l d e t e c t i o n v o l t a g e t h e o p e r a t i o n a t f B C L K M H z i s g u a r a n t e e d Vd e t r Vd e t i s n o t g u a r a n t e e d 3 . 3 Vd e t 3 R e s e t l e v e l d e t e c t i o n v o l t a g e V2 . 83 . 62 . 2 Vd e t 2 R A M r e t e n t i o n l i m i t d e t e c t i o n v o l t a g e V 2.7 0 . 8 2 . 94 . 0 2 . 0 S y m b o l S t a n d a r d T y p . UnitMeasuring condition M i n .M a x .P a r a m e t e r VCC1 =2.7 to 5.5V N O T E S : W h e n VC C V 1 5 0 5 0 td R S ) S T O P r e l e a s e t i m e 2 0 td(M-L) T i m e f o r i n t e r n a l p o w e r s u p p l y s t a b i l i z a t i o n w h e n m a i n c l o c k o s c i l l a t i o n s t a r t s 2 0 td S R ) H a r d w a r e r e s e t 2 r e l e a s e w a i t t i m e µ s ms Vd e t s L o w v o l t a g e r e s e t r e t e n t i o n v o l t a g e Vd e t r L o w v o l t a g e r e s e t r e l e a s e v o l t a g e 2 . 2 1. 4 V V td P R ) T i m e f o r i n t e r n a l p o w e r s u p p l y s t a b i l i z a t i o n d u r i n g p o w e r i n g - o n td E A ) L o w v o l t a g e d e t e c t i o n c i r c u i t o p e r a t i o n s t a r t t i m e µs µs m s VCC1 =2.7 to 5.5V VC C 1= Vd e t r t o 5 . 5 V td W S ) L o w p o w e r d i s s i p a t i o n m o d e w a i t m o d e r e l e a s e t i m e 1 5 0 µs Interrupt for stop mode release CPU clock td(R-S) td(S-R) Vdet3rVCC1 Table 5.10 Power Supply Circuit Timing Characteristics

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 36 VCC1 = VCC2 = 5V Table 5.11 Electrical Characteristics (1) S y m b o l VO H VO H H I G H o u t p u t v o l t a g e VO H VO L L O W o u t p u t v o l t a g e L O W o u t p u t v o l t a g eVO L VO L H I G H o u t p u t v o l t a g e H I G H o u t p u t v o l t a g e Standard T y p . UnitM e a s u r i n g c o n d i t i o n V V VXOUT V 2.0 0 . 4 5 V VX O U T 2.0 2.0 M i n .M a x . VCC2 -2.0 P a r a m e t e r IO H = m A IOH =-1mA IO H = µ A IO H = - 0 . 5 m A IO m A IO L= 1 m A IO µ A IO L= 0 . 5 m A P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , H I G H P O W E R LOWPOWER H I G H P O W E R L O W P O W E R H I G H P O W E R L O W P O W E R H I G H o u t p u t v o l t a g e X C O U T W i t h n o l o a d a p p l i e d W i t h n o l o a d a p p l i e d 2 . 5 1 . 6 V Hysteresis H y s t e r e s i s H I G H i n p u t c u r r e n t IIH LOW input current I IL VR A M R A M r e t e n t i o n v o l t a g e VT -VT VT -VT SDA0 TO SDA2, CLK0 to CLK4,TA0OUT to TA4OUT, 0 . 21 . 0 V 0.2 2.5 V 5.0 µA µA A t s t o p m o d e2 . 0V RESET H O L D , R D Y , T A 0 I N t o T A 4 I N , A D T R G , C T S 0 t o C T S 2 , S C L 0 t o S C L 2 , VI=5V VI=0V -5.0 R f X I N R fXCIN F e e d b a c k r e s i s t a n c eX I N Feedback resistance XCIN 15

1.5 M Ω

M Ω P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P P X I N R E S E T C N V S S B Y T E R P U L L U P Pull-up resistance 5 0k Ω TB0IN to TB5IN, INT0 to INT5, NMI, VXCOUT W i t h n o l o a d a p p l i e d With no load applied HIGHPOWER L O W P O W E R VI=0V 3 01 7 0 K I 0 t o K I 3 , R X D 0 t o R X D 2 , S I N 3 , S I N 4 P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 VCC2 -0.3 VCC1 -2.0 VCC1 -2.0 N O T E S : R e f e r e n c e d t o VC C VC C t o V VS V a t T o p r t o C t o C f B C L K M H z u n l e s s o t h e r w i s e s p e c i f i e d W h e r e t h e p r o d u c t i s u s e d a t VC C V a n d VC C V r e f e r t o t h e V v e r s i o n v a l u e f o r t h e p i n s p e c i f i e d v a l u e o n t h e VC C p o r t s i d e T h e r e i s n o e x t e r n a l c o n n e c t i o n s f o r p o r t P t o P P t o P P t o P a n d P i n p i n v e r s i o n VC C VC C P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , IO H = - 5 m A IO H = - 2 0 0 µAP 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, VCC1 -2.0 VCC1 -0.3 VC C VC C VC C VC C P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , IO L= 5 m A IO L= 2 0 0 µ A 2.0 0 . 4 5 L O W o u t p u t v o l t a g e LOW output voltage H y s t e r e s i s VT -VT - XIN 0.2 0.8 V

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 37 VCC1 = VCC2 = 5V Table 5.12 Electrical Characteristics (2) (1) S y m b o l S t a n d a r d T y p . U n i tM e a s u r i n g c o n d i t i o n M i n a x a r a m e t e r ICC Power supply current (VCC1 =4.0 to 5.5V) N o d i v i s i o n , P L L o p e r a t i o n m AIn single-chip mode, the output pins are open and other pins are V SS 14 2 0f ( B C L K ) = 2 4 M H z , N o d i v i s i o n , P L L o p e r a t i o n m A18f ( B C L K ) = 2 4 M H z , M ask ROM 2 7Flash memory 1 5m AFlash memory Program VC C 1= 5 . 0 V f ( B C L K ) = 1 0 M H z , 2 5m AFlash memory Erase VC C 1= 5 . 0 V f ( B C L K ) = 1 0 M H z , To p r=2 5°C 3.0 µAS t o p m o d e , f(BCLK)=32kHz, W a i t m o d e O s c i l l a t i o n c a p a c i t y H i g h 7.5 µ A 0.8 2.0 µA M a s k R O M F l a s h m e m o r y NO T E S: R e f e r e n c e d t o VC C VC C t o V VS V a t T o p r t o C t o C f B C L K M H z u n l e s s o t h e r w i s e s p e c i f i e d W i t h o n e t i m e r o p e r a t e d u s i n g f C T h i s i n d i c a t e s t h e m e m o r y i n w h i c h t h e p r o g r a m t o b e e x e c u t e d e x i s t s Id e t i s d i s s i p a t i o n c u r r e n t w h e n t h e f o l l o w i n g b i t i s s e t t o d e t e c t i o n c i r c u i t e n a b l e d Id e t V C b i t o f V C R r e g i s t e r Id e t V C b i t o f V C R r e g i s t e r Id e t V C b i t o f V C R r e g i s t e r m A1 . 8 Wait mode µA L o w p o w e r d i s s i p a t i o n m o d e , R O M f ( X C I N ) = 3 2 k H z , µAM ask ROM L o w p o w e r d i s s i p a t i o n m o d e , R A M f ( B C L K ) = 3 2 k H z 420 µAL o w p o w e r d i s s i p a t i o n m o d e , F l a s h m e m o r y f ( B C L K ) = 3 2 k H z , µAFlash memory 2 5 Ring oscillation, 5 0 m A1N o d i v i s i o n , R i n g o s c i l l a t i o n 2 5 f(BCLK)=32kHz, W a i t m o d e O s c i l l a t i o n c a p a c i t y L o w Idet4 Voltage down detection dissipation current (4) 4 µA0.7 Idet3 Reset area detection dissipation current (4) 8 µA1.2 Idet2 RAM retention limit detection dissipation current (4) 6 µA1.1 N o d i v i s i o n , R i n g o s c i l l a t i o n

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 38 VCC1 = VCC2 = 5V Timing Requirements (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) Table 5.14 Memory Expansion Mode and Microprocessor Mode Max. External clock rise time nstr Min. External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock fall time ns ns ns ns tc tw(H) tw(L) tf ParameterSymbol UnitStandard 62.5 Table 5.13 External Clock Input (XIN input) (Note 1) (Note 2) (Note 3) 1. Calculated according to the BCLK frequency as follows: Min. Data input setup time nstsu(DB-RD) tsu(RDY-BCLK ) ParameterSymbol UnitMax. Standard nsRDY input setup time Data input hold time nsth(RD-DB) th(BCLK -RDY) nsRDY input hold time nsHOLD input setup timetsu(HOLD-BCLK ) nsHOLD input hold timeth(BCLK-HOLD ) Data input access time (for setting with no wait) nstac1(RD-DB) ns ns tac2(RD-DB) tac3(RD-DB) Data input access time (for setting with wait) Data input access time (when accessing multiplex bus area) f(BCLK) – 450.5 X 109 [ns] 2. Calculated according to the BCLK frequency as follows: f(BCLK) – 45(n–0.5) X 109 [ns] 3. Calculated according to the BCLK frequency as follows: f(BCLK) – 45(n–0.5) X 109 [ns] n is “2” for 1-wait setting, “3” for 2-wait setting and “4” for 3-wait setting. n is “2” for 2-wait setting, “3” for 3-wait setting. NOTES:

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 39 VCC1 = VCC2 = 5V Timing Requirements (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) Table 5.16 Timer A Input (Gating Input in Timer Mode) Table 5.17 Timer A Input (External Trigger Input in One-shot Timer Mode) Table 5.18 Timer A Input (External Trigger Input in Pulse Width Modulation Mode) Table 5.19 Timer A Input (Counter Increment/decrement Input in Event Counter Mode) Table 5.15 Timer A Input (Counter Input in Event Counter Mode) Standard Max. nsTAiIN input LOW pulse widthtw(TAL) Min. ns ns Unit TAiIN input HIGH pulse widthtw(TAH) ParameterSymbol tc(TA) TAiIN input cycle time 100 Standard Max.Min. ns ns ns Unit TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter 400 200 200 Standard Max.Min. ns ns ns Unit TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter 200 100 100 Standard Max.Min. ns ns Unit tw(TAH) tw(TAL) Symbol Parameter TAiIN input HIGH pulse width TAiIN input LOW pulse width 100 100 Standard Max.Min. ns ns ns Unit ns ns Symbol Parameter TAiOUT input cycle time TAiOUT input HIGH pulse width TAiOUT input LOW pulse width TAiOUT input setup time TAiOUT input hold time tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) 2000 1000 1000 400 400 Standard Max.Min. ns ns ns UnitSymbol Parameter TAiIN input cycle time TAiOUT input setup time TAiIN input setup time tc(TA) tsu(TAIN-TAOUT) tsu(TAOUT-TAIN) 800 200 200 Table 5.20 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 40 Table 5.21 Timer B Input (Counter Input in Event Counter Mode) Table 5.22 Timer B Input (Pulse Period Measurement Mode) Table 5.23 Timer B Input (Pulse Width Measurement Mode) Table 5.24 A-D Trigger Input Table 5.25 Serial I/O Table 5.26 External Interrupt INTi Input VCC1 = VCC2 = 5V Standard Max.Min. TBiIN input cycle time (counted on one edge) TBiIN input HIGH pulse width (counted on one edge) TBiIN input LOW pulse width (counted on one edge) ns ns ns tc(TB) tw(TBH) tw(TBL) ParameterSymbol Unit tc(TB) tw(TBL) tw(TBH) ns ns ns TBiIN input HIGH pulse width (counted on both edges) TBiIN input LOW pulse width (counted on both edges) TBiIN input cycle time (counted on both edges) 100 200 Standard Max.Min. ns ns tc(TB) tw(TBH) Symbol Parameter Unit tw(TBL) ns TBiIN input HIGH pulse width TBiIN input cycle time TBiIN input LOW pulse width 400 200 200 Standard Max.Min. ns ns tc(TB) Symbol Parameter Unit tw(TBL) ns tw(TBH) TBiIN input cycle time TBiIN input HIGH pulse width TBiIN input LOW pulse width 400 200 200 Standard Max.Min. ns ns tc(AD) tw(ADL) Symbol Parameter Unit ADTRG input cycle time (trigger able minimum) ADTRG input LOW pulse width 1000 125 ns ns ns ns ns ns ns Standard Max.Min. CLKi input cycle time CLKi input HIGH pulse width CLKi input LOW pulse width t c(CK) tw(CKH) tw(CKL) ParameterSymbol Unit td(C-Q) tsu(D-C) th(C-Q) TXDi hold time RXDi input setup time TXDi output delay time th(C-D) RXDi input hold time 200 100 100 Standard Max.Min. ns ns tw(INH) tw(INL) Symbol Parameter Unit INTi input LOW pulse width INTi input HIGH pulse width 250 250 Timing Requirements CC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified)

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 41 Table 5.27 Memory Expansion and Microprocessor Modes (for setting with no wait) VCC1 = VCC2 = 5V Switching Characteristics (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) S y m b o l StandardMeasuring condition M a x .Min.P a r a m e t e rU n i t td B C L K A D ) A d d r e s s o u t p u t d e l a y t i m e2 5n s th B C L K A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s th B C L K C S ) C h i p s e l e c t o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s td B C L K A L E ) A L E s i g n a l o u t p u t d e l a y t i m e 15 n s th B C L K A L E ) A L E s i g n a l o u t p u t h o l d t i m e – 4 n s td B C L K R D ) R D s i g n a l o u t p u t d e l a y t i m e2 5n s th B C L K R D ) R D s i g n a l o u t p u t h o l d t i m e0 n s td B C L K W R ) W R s i g n a l o u t p u t d e l a y t i m e2 5n s th B C L K W R ) W R s i g n a l o u t p u t h o l d t i m e0 n s td(BCLK-DB) Data output delay time (refers to BCLK) 40 ns th B C L K D B ) D a t a o u t p u t h o l d t i m e r e f e r s t o B C L K ) 4n s th(WR-DB) Data output hold time (refers to WR)(3) ns td(DB-WR) Data output delay time (refers to WR) ns 1. Calculated according to the BCLK frequency as follows: f ( B C L K )

0.5 X 109

– 40 [ns] td B C L K C S ) C h i p s e l e c t o u t p u t d e l a y t i m e2 5n s th R D A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o R D )0 n s th W R A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o W R ) (Note 2) n s 3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC2 ) by a circuit of the right figure. For example, when V OL = 0.2VCC2 , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC2 / VCC2 ) = 6.7ns. DBi R C (Note 1) (Note 2) 2. Calculated according to the BCLK frequency as follows: f(BCLK) X [ns] f ( B C L K ) i s 1 2 . 5 M H z o r l e s s . – 1 0 N O T E S : HLDA output delay time 40 nstd( B C L K H L D A See Figure 5.1 P10 30pF P11 P12 P13 P14 Figure 5.1 Ports P0 to P14 Measurement Circuit

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 42 Table 5.28 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access) VCC1 = VCC2 = 5V Switching Characteristics CC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) S y m b o l StandardMeasuring condition M a x .M i n .P a r a m e t e rU n i t td B C L K A D ) A d d r e s s o u t p u t d e l a y t i m e2 5n s th B C L K A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s th B C L K C S ) C h i p s e l e c t o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s td B C L K A L E ) A L E s i g n a l o u t p u t d e l a y t i m e1 5 n s th(BCLK-ALE) ALE signal output hold time – 4 ns td B C L K R D ) R D s i g n a l o u t p u t d e l a y t i m e2 5n s th B C L K R D ) R D s i g n a l o u t p u t h o l d t i m e0 n s td(BCLK-WR) WR signal output delay time 25 ns th(BCLK-WR) WR signal output hold time 0 ns td B C L K D B ) D a t a o u t p u t d e l a y t i m e ( r e f e r s t o B C L K )4 0n s th(BCLK-DB) Data output hold time (refers to BCLK)(3) 4n s th(WR-DB) Data output hold time (refers to WR)(3) ns td(DB-WR) Data output delay time (refers to WR) ns 1. Calculated according to the BCLK frequency as follows: f ( B C L K ) (n–0.5) X 109 – 4 0 [ns] td B C L K C S ) C h i p s e l e c t o u t p u t d e l a y t i m e2 5n s th R D A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o R D )0 n s th W R A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o W R ) (Note 2) n s 3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC2 ) by a circuit of the right figure. For example, when V OL = 0.2VCC2 , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC2 / VCC2 ) = 6.7ns. DBi R C (Note 1) (Note 2) 2. Calculated according to the BCLK frequency as follows: f ( B C L K ) X [ n s ] n i s “ 1 ” f o r 1 - w a i t s e t t i n g , “ 2 ” f o r 2 - w a i t s e t t i n g a n d f o r w a i t s e t t i n g W h e n n f B C L K i s M H z o r l e s s – 10 NOTES: HLDA output delay time 4 0n std(BCLK-HLDA) See Figure 5.1

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 43 Table 5.29 Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection) VCC1 = VCC2 = 5V Switching Characteristics CC1 = VCC2 = 5V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) py th(BCLK-AD) Address output hold time (refers to BCLK) 4 ns td(BCLK-CS) Chip select output delay time 25 ns th(BCLK-CS) Chip select output hold time (refers to BCLK) 4 ns nsth(RD-AD) Address output hold time (refers to RD) (Note 1) td(BCLK-RD) RD signal output delay time 25 ns th(BCLK-RD) RD signal output hold time 0 ns nsth(WR-AD) Address output hold time (refers to WR) (Note 1) td(BCLK-WR) WR signal output delay time 25 ns td(BCLK-DB) Data output delay time (refers to BCLK) 40 ns th(BCLK-DB) Data output hold time (refers to BCLK) 4 ns td(DB-WR) Data output delay time (refers to WR) (Note 2) ns th(BCLK-WR) WR signal output hold time 0 ns nsth(RD-CS) Chip select output hold time (refers to RD) (Note 1) th(WR-CS) Chip select output hold time (refers to WR) (Note 1) ns th(WR-DB) Data output hold time (refers to WR) ns (Note 1) 1. Calculated according to the BCLK frequency as follows: f(BCLK) [ns] 2. Calculated according to the BCLK frequency as follows: f(BCLK) (n–0.5) X 109 –40 [ns] 3. Calculated according to the BCLK frequency as follows: f(BCLK) –25 [ns] n is “2” for 2-wait setting, “3” for 3-wait setting. td(BCLK-ALE) ALE signal output delay time (refers to BCLK) 15 ns th(BCLK-ALE) ALE signal output hold time (refers to BCLK) – 4n s th(ALE-AD) ALE signal output hold time (refers to Adderss) ns td(AD-RD) RD signal output delay from the end of Adress ns 0 td(AD-WR) WR signal output delay from the end of Adress ns 0 tdZ(RD-AD) Address output floating start time ns 8 td(AD-ALE) ALE signal output delay time (refers to Address) ns (Note 3) (Note 4) –10 4. Calculated according to the BCLK frequency as follows: f(BCLK) [ns] –15 NOTES: HLDA output delay time 40 nstd(BCLK-HLDA) See Figure 5.1

VCC1 = VCC2 = 5V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 44 TAiIN input TAiOUT input During event counter mode tc(TA) tw(TAH) tw(TAL) tc(UP) tw(UPH) tw(UPL) th(TIN–UP) tsu(UP–TIN) TAiIN input (When count on falling edge is selected) TAiIN input (When count on rising edge is selected) TAiOUT input (Up/down input) TBiIN input tc(TB) tw(TBH) tw(TBL) tc(AD) tw(ADL) ADTRG input tc(TA) tsu(TAIN-TAOUT) tsu(TAOUT-TAIN) tsu(TAOUT-TAIN) Two-phase pulse input in event counter mode TAiIN input TAiOUT input tsu(TAIN-TAOUT) XIN input tw(H) tw(L)tr tf tc Figure 5.2 Timing Diagram (1)

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) VCC1 = VCC2 = 5V 48fo3002,70.voN01.2.veR page 45 Figure 5.3 Timing Diagram (2) tsu(D–C) CLKi TXDi RXDi tc(CK) tw(CKH) tw(CKL) tw(INL) tw(INH) td(C–Q) th(C–D) th(C–Q) INTi input

VCC1 = VCC2 = 5V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 46 Figure 5.4 Timing Diagram (3) Measuring conditions :

VCC1 =VCC2 =5V
Input timing voltage : Determined with VIL=1.0V, VIH=4.0V
Output timing voltage : Determined with VOL =2.5V, VOH =2.5V Memory Expansion Mode, Microprocessor Mode BCLK HOLD input HLDA output P0, P1, P2, P3, P4, P5_0 to P5_2 (1) (Common to setting with wait and setting without wait) NOTES: 1. These pins are set to high-impedance regardless of the input level of the BYTE pin, PM06 bit in PM0 register and PM11 bit in PM1 register. th(BCLK –HOLD)tsu(HOLD –BCLK) (Effective for setting with wait) td(BCLK –HLDA)td(BCLK –HLDA) Hi–Z RDY input tsu(RDY –BCLK) th(BCLK –RDY) BCLK RD (Multiplexed bus) (Multiplexed bus) WR, WRL, WRH WR, WRL, WRH (Separate bus) RD (Separate bus)

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) VCC1 = VCC2 = 5V 48fo3002,70.voN01.2.veR page 47 BCLK CSi td(BCLK-CS) 25ns.max ADi 25ns.max ALE 25ns.max -4ns.min RD 25ns.max th(BCLK-RD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min Hi-Z DBi th(RD-DB) 0ns.min 0ns.min th(RD-AD) BHE tcyc Read timing td(BCLK-AD) td(BCLK-ALE) th(BCLK-ALE) tsu(DB-RD) td(BCLK-RD) 40ns.min tac1(RD-DB) Memory Expansion Mode, Microprocessor Mode (For setting with no wait) Measuring conditions

VCC1 =VCC2 =5V
Input timing voltage : VIL=0.8V, VIH=2.0V
Output timing voltage : VOL =0.4V, VOH =2.4V WR,WRL, WRH 25ns.max th(BCLK-WR) 0ns.min BCLK CSi td(BCLK-CS) 25ns.max ADi td(BCLK-AD) 25ns.max ALE 25ns.max td(BCLK-ALE) th(BCLK-ALE) -4ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc th(WR-AD) BHE td(BCLK-DB) 40ns.max 4ns.min th(BCLK-DB) td(DB-WR) (0.5 X tcyc-40)ns.min th(WR-DB) DBi Write timing td(BCLK-WR) Hi-Z (0.5 X tcyc-45)ns.max tcyc= 1 f(BCLK) (0.5 X tcyc-10)ns.min (0.5 X tcyc-10)ns.min Figure 5.5 Timing Diagram (4)

VCC1 = VCC2 = 5V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 48 BCLK CSi td(BCLK-CS) 25ns.max ADi td(BCLK-AD) 25ns.max ALE 25ns.max th(BCLK-ALE) -4ns.min RD 25ns.max th(BCLK-RD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min Hi-Z DBi tsu(DB-RD) 40ns.min th(RD-DB) 0ns.min tcyc BHE Read timing WR,WRL, WRH 25ns.max th(BCLK-WR) 0ns.min BCLK CSi td(BCLK-CS) 25ns.max ADi td(BCLK-AD) 25ns.max ALE 25ns.max td(BCLK-ALE) th(BCLK-ALE) -4ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc th(WR-AD) BHE td(BCLK-DB) 40ns.max 4ns.min th(BCLK-DB) td(DB-WR) (0.5 X tcyc-40)ns.min(0.5 X tcyc-10)ns.min th(WR-DB) DBi Write timing td(BCLK-ALE) td(BCLK-RD) (0.5 X tcyc-10)ns.min td(BCLK-WR) 0ns.min th(RD-AD) tac2(RD-DB) Hi-Z Memory Expansion Mode, Microprocessor Mode (for 1-wait setting and external area access) Measuring conditions

VCC1 =VCC2 =5V
Input timing voltage : VIL=0.8V, VIH=2.0V
Output timing voltage : VOL =0.4V, VOH =2.4V (1.5 X tcyc-45)ns.max tcyc= f(BCLK) Figure 5.6 Timing Diagram (5)

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) VCC1 = VCC2 = 5V 48fo3002,70.voN01.2.veR page 49 Figure 5.7 Timing Diagram (6) Read timing Write timing BCLK CSi ALE DBi ADi BHE WR, WRL WRH Memory Expansion Mode, Microprocessor Mode (for 2-wait setting and external area access) BCLK CSi ALE DBi ADi BHE RD tcyc td(BCLK-CS) 25ns.max td(BCLK-AD) 25ns.max td(BCLK-ALE) 25ns.max th(BCLK-ALE) -4ns.min td(BCLK-RD) 25ns.max Hi-Z tSU(DB-RD) 40ns.min th(RD-DB) 0ns.min th(BCLK-RD) 0ns.min th(RD-AD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc Hi-Z td(BCLK-CS) 25ns.max td(BCLK-AD) 25ns.max td(BCLK-ALE) 25ns.max th(BCLK-ALE) -4ns.min td(BCLK-WR) 25ns.max th(BCLK-CS) 4ns.min th(BCLK-AD) 4ns.min th(WR-AD) (0.5 X tcyc-10)ns.min th(BCLK-WR) 0ns.min td(BCLK-DB) 40ns.max td(DB-WR) (1.5 X tcyc-40)ns.min th(BCLK-DB) 4ns.min th(WR-DB) (0.5 X tcyc-10)ns.min Measuring conditions

VCC1 =VCC2 =5V
Input timing voltage : VIL=0.8V, VIH=2.0V
Output timing voltage : VOL =0.4V, VOH =2.4V tac2(RD-DB) (2.5 X tcyc-45)ns.max tcyc= f(BCLK)

VCC1 = VCC2 = 5V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 50 Figure 5.8 Timing Diagram (7) Read timing Write timing BCLK CSi ALE DBi ADi BHE WR, WRL WRH Memory Expansion Mode, Microprocessor Mode (for 3-wait setting and external area access) BCLK CSi ALE DBi ADi BHE RD tcyc td(BCLK-CS) 25ns.max td(BCLK-AD) 25ns.max td(BCLK-ALE) 25ns.max th(BCLK-ALE) -4ns.min td(BCLK-RD) 25ns.max Hi-Z tsu(DB-RD) 40ns.min th(RD-DB) 0ns.min th(BCLK-RD) 0ns.min th(RD-AD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc Hi-Z td(BCLK-CS) 25ns.max td(BCLK-AD) 25ns.max td(BCLK-ALE) 25ns.max th(BCLK-ALE) -4ns.min td(BCLK-WR) 25ns.max th(BCLK-CS) 4ns.min th(BCLK-AD) 4ns.min th(WR-AD) (0.5 X tcyc-10)ns.min th(BCLK-WR) 0ns.min td(BCLK-DB) 40ns.max td(DB-WR) (2.5 X tcyc-40)ns.min th(BCLK-DB) 4ns.min th(WR-DB) (0.5 X tcyc-10)ns.min Measuring conditions

VCC1 =VCC2 =5V
Input timing voltage : VIL=0.8V, VIH=2.0V
Output timing voltage : VOL =0.4V, VOH =2.4V tac2(RD-DB) (3.5 X tcyc-45)ns.max tcyc= f(BCLK)

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) VCC1 = VCC2 = 5V 48fo3002,70.voN01.2.veR page 51 Figure 5.9 Timing Diagram (8) Memory Expansion Mode, Microprocessor Mode (For 1- or 2-wait setting, external area access and multiplex bus selection) BCLK CSi td(BCLK-CS) 25ns.max ADi td(BCLK-AD) 25ns.max ALE th(BCLK-ALE) -4ns.min RD 25ns.max th(BCLK-RD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.mintcyc th(RD-CS) th(RD-AD) BHE ADi /DBi th(RD-DB) 0ns.min td(AD-ALE) Read timing td(BCLK-WR) 25ns.max th(BCLK-WR) 0ns.min BCLK CSi td(BCLK-CS) 25ns.max ADi td(BCLK-AD) 25ns.max ALE 25ns.max th(BCLK-ALE) -4ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc th(WR-AD) BHE td(BCLK-DB) 40ns.max 4ns.min th(BCLK-DB) td(DB-WR) th(WR-DB) ADi /DBi Data output WR,WRL, WRH Write timing Address (0.5 X tcyc-10)ns.min AddressData input 40ns.min (0.5 X tcyc-10)ns.min td(BCLK-ALE) td(BCLK-RD) (0.5 X tcyc-10)ns.min th(WR-CS) Address td(AD-ALE) (0.5 X tcyc-25)ns.min (1.5 X tcyc-40)ns.min (0.5 X tcyc-10)ns.min td(BCLK-ALE) (0.5 X tcyc-25)ns.min Address 25ns.max tsu(DB-RD)tac3(RD-DB) (0.5 X tcyc-10)ns.min (0.5 X tcyc-15)ns.min td(AD-RD) 0ns.min tdZ(RD-AD) 8ns.max td(AD-WR) 0ns.min Measuring conditions

VCC1 =VCC2 =5V
Input timing voltage : VIL=0.8V, VIH=2.0V
Output timing voltage : VOL =0.4V, VOH =2.4V th(ALE-AD) (1.5 X tcyc-45)ns.max tcyc= f(BCLK)

VCC1 = VCC2 = 5V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 52 Figure 5.10 Timing Diagram (9) Read timing Write timing Memory Expansion Mode, Microprocessor Mode (For 3-wait setting, external area access and multiplex bus selection) BCLK CSi ALE RD ADi /DBi ADi BHE BCLK CSi ALE ADi /DBi tcyc td(BCLK-AD) 25ns.max tcyc Data output th(BCLK-CS) 4ns.mintd(BCLK-CS) 25ns.max td(BCLK-ALE) 25ns.max th(BCLK-ALE) -4ns.min td(BCLK-RD) 25ns.max th(BCLK-RD) 0ns.min tsu(DB-RD) 40ns.min th(RD-DB) 0ns.min th(RD-AD) (0.5 X tcyc-10)ns.min th(BCLK-AD) 4ns.min td(BCLK-CS) 25ns.max td(BCLK-AD) 25ns.max th(BCLK-DB) 4ns.min th(BCLK-WR) 0ns.min th(WR-AD) (0.5 X tcyc-10)ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min td(BCLK-ALE) 25ns.max td(BCLK-WR) 25ns.max th(WR-DB) (0.5 X tcyc-10)ns.min Data input Address Address ADi BHE WR, WRL WRH Measuring conditions

VCC1 =V CC2 =5V
Input timing voltage : VIL=0.8V, VIH=2.0V
Output timing voltage : VOL =0.4V, VOH =2.4V td(AD-ALE) (0.5 X tcyc-25)ns.min td(AD-RD) 0ns.min tdZ(RD-AD) 8ns.max tac3(RD-DB) td(BCLK-DB) 40ns.max /LiteDiagLines/LiteDiagLines/LiteDiagLines/LiteDiagLines (0.5 X tcyc-10)ns.min th(WR-CS) td(DB-WR) (2.5 X tcyc-40)ns.min td(AD-WR) 0ns.min th(RD-CS) (0.5 X tcyc-10)ns.min td(AD-ALE) (0.5 X tcyc-25)ns.min (2.5 X tcyc-45)ns.max tcyc= f(BCLK) (no multiplex) (no multiplex) th(ALE-AD) (0.5 X tcyc-15)ns.min th(BCLK-ALE) -4ns.min

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 53 Table 5.30 Electrical Characteristics (1) S y m b o l VO H H I G H o u t p u t v o l t a g eVO H VO L L O W o u t p u t v o l t a g e VO L H I G H o u t p u t v o l t a g e S t a n d a r d T y p . U n i tM e a s u r i n g c o n d i t i o n V VX O U T V VX O U T 0 . 5 0 . 5 Min. M a x . VC C 2-0 P a r a m e t e r IO H =-1 m A IO H =-0 m A IOH =-50µA IO L= 1 m A IO L= 0 . 1 m A IO L= 5 0 µ A P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 HIGHPOWER L O W P O W E R H I G H P O W E R L O W P O W E R H I G H P O W E R L O W P O W E R X C O U T W i t h n o l o a d a p p l i e d W i t h n o l o a d a p p l i e d 2 . 5 1.6 V H y s t e r e s i s H y s t e r e s i s HIGH input current II H L O W i n p u t c u r r e n t II L VRAM R A M r e t e n t i o n v o l t a g e VT+-VT- VT -VT 0 . 20 . 8V 0 . 21 . 8V P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P P 4 . 0 µ A µ A A t s t o p m o d e2 . 0V R E S E T X I N , R E S E T , C N V S S , B Y T E VI= 3 V VI= 0 V -4 R f X I N R f X C I N F e e d b a c k r e s i s t a n c eX I N F e e d b a c k r e s i s t a n c eX C I N 2 5

3.0 M Ω

M Ω R PULLUP P u l l - u p r e s i s t a n c e 100 k Ω VX C O U T 0 W i t h n o l o a d a p p l i e d W i t h n o l o a d a p p l i e d H I G H P O W E R L O W P O W E R VI= 0 V 50 500 S D A 0 t o S D A 2 , C L K 0 t o C L K 4 , T A 0 O U T t o T A 4 O U T , H O L D , R D Y , T A 0 I N t o T A 4 I N , ADTRG, CTS0 to CTS2, SCL0 to SCL2, T B 0 I N t o T B 5 I N , I N T 0 t o I N T 5 , N M I , KI0 to KI3, RXD0 to RXD2, SIN3, SIN4 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P P X I N , R E S E T , C N V S S , B Y T E P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 V C C 1-0 VC C 1-0 N O T E S : R e f e r e n c e d t o VC C VC C t o V VS V a t To p r t o C t o C f B C L K M H z u n l e s s o t h e r w i s e s p e c i f i e d VC C f o r t h e p o r t P t o P a n d P a n d VC C f o r t h e p o r t P t o P a n d P t o P T h e r e i s n o e x t e r n a l c o n n e c t i o n s f o r p o r t P t o P P t o P P t o P a n d P i n p i n v e r s i o n VC C VC C VC C 0 . 5 ( 0 . 7 ) H I G H o u t p u t v o l t a g e L O W o u t p u t v o l t a g e L O W o u t p u t v o l t a g e P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , IO H =-1 m A VC C 1-0 5 VC C P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , IO m A ) 0 . 5 H y s t e r e s i sVT -VT - 0 . 20 . 8VX I N

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 54 Table 5.31 Electrical Characteristics (2) (1) S y m b o l S t a n d a r d T y p . U n i tMeasuring condition M i n a x .Parameter No division m AIn single-chip mode, the output pins are open and other pins are V SS 8 1 1 f ( B C L K ) = 1 0 M H z , No division m A f ( B C L K ) = 1 0 M H z , M a s k R O M 1 3F l a s h m e m o r y m A1 . 8 m A1N o d i v i s i o n , R i n g o s c i l l a t i o n IC C P o w e r s u p p l y c u r r e n t VC C t o V Topr=25°C 3.0 µ AStop mode, f(BCLK)=32kHz, Wait mode (2), Oscillation capacity High 6.0 µA 0 . 7 1.8 µ A Mask ROM Flash memory N O T E S : R e f e r e n c e d t o VC C VC C t o V VS V a t T o p r t o C t o C f B C L K M H z u n l e s s o t h e r w i s e s p e c i f i e d W i t h o n e t i m e r o p e r a t e d u s i n g f C T h i s i n d i c a t e s t h e m e m o r y i n w h i c h t h e p r o g r a m t o b e e x e c u t e d e x i s t s Id e t i s d i s s i p a t i o n c u r r e n t w h e n t h e f o l l o w i n g b i t i s s e t t o d e t e c t i o n c i r c u i t e n a b l e d Id e t V C b i t o f V C R r e g i s t e r Id e t V C b i t o f V C R r e g i s t e r Id e t V C b i t o f V C R r e g i s t e r Wait mode µ A L o w p o w e r d i s s i p a t i o n m o d e , R O M f(XCIN)=32kHz, µ AM ask ROM Low power dissipation mode, RAM (3) f ( B C L K ) = 3 2 k H z , 4 2 0 µALow power dissipation mode, Flash memory (3) f(BCLK)=32kHz, µ AFlash memory 2 5 Ri n g o s c i l l a t i o n , 2 5 f(BCLK)=32kHz, W a i t m o d e O s c i l l a t i o n c a p a c i t y L o w Id e t 4 V o l t a g e d o w n d e t e c t i o n d i s s i p a t i o n c u r r e n t 4 µ A0.6 Id e t 3 R e s e t l e v e l d e t e c t i o n d i s s i p a t i o n c u r r e n t 2 µA0.4 Id e t 2 RAM retention limit detection dissipation current (4) 4 µA0 . 9 N o d i v i s i o n , R i n g o s c i l l a t i o n V c c1= 3 . 0 V m A F l a s h m e m o r y 1 2f ( B C L K ) = 1 0 M H z , P r o g r a m V c c1= 3 . 0 V m A F l a s h m e m o r y 2 2f ( B C L K ) = 1 0 M H z , E r a s e

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 55 Timing Requirements (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) Table 5.33 Memory Expansion and Microprocessor Modes Table 5.32 External Clock Input (XIN input) Max. External clock rise time nstr Min. External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock fall time ns ns ns ns tc tw(H) tw(L) tf ParameterSymbol UnitStandard 100 (Note 1) (Note 2) (Note 3) 1. Calculated according to the BCLK frequency as follows: Min. Data input setup time nstsu(DB-RD) tsu(RDY-BCLK ) ParameterSymbol UnitMax. Standard nsRDY input setup time Data input hold time nsth(RD-DB) th(BCLK -RDY) nsRDY input hold time nsHOLD input setup timetsu(HOLD-BCLK ) nsHOLD input hold timeth(BCLK-HOLD ) Data input access time (for setting with no wait) nstac1(RD-DB) ns ns tac2(RD-DB) tac3(RD-DB) Data input access time (for setting with wait) Data input access time (when accessing multiplex bus area) f(BCLK) – 600.5 X 109 [ns] 2. Calculated according to the BCLK frequency as follows: f(BCLK) – 60(n–0.5) X 109 [ns] 3. Calculated according to the BCLK frequency as follows: f(BCLK) – 60(n–0.5) X 109 [ns] n is “2” for 1-wait setting, “3” for 2-wait setting and “4” for 3-wait setting. n is “2” for 2-wait setting, “3” for 3-wait setting. NOTES:

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 56 Timing Requirements (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) Table 5.34 Timer A Input (Counter Input in Event Counter Mode) Standard Max.Min. ns ns ns Unit TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter 600 300 300 Standard Max.Min. ns ns ns Unit TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter 300 150 150 Standard Max.Min. ns ns Unit tw(TAH) tw(TAL) Symbol Parameter TAiIN input HIGH pulse width TAiIN input LOW pulse width 150 150 Standard Max.Min. ns ns ns Unit ns ns Symbol Parameter TAiOUT input cycle time TAiOUT input HIGH pulse width TAiOUT input LOW pulse width TAiOUT input setup time TAiOUT input hold time tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) 3000 1500 1500 600 600 Standard Max.Min. µs ns ns UnitSymbol Parameter TAiIN input cycle time TAiOUT input setup time TAiIN input setup time tc(TA) tsu(TAIN-TAOUT) tsu(TAOUT-TAIN) 500 500 Standard Max. nsTAiIN input LOW pulse widthtw(TAL) Min. ns ns Unit TAiIN input HIGH pulse widthtw(TAH) ParameterSymbol tc(TA) TAiIN input cycle time 150 Table 5.35 Timer A Input (Gating Input in Timer Mode) Table 5.36 Timer A Input (External Trigger Input in One-shot Timer Mode) Table 5.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode) Table 5.38 Timer A Input (Counter Increment/decrement Input in Event Counter Mode) Table 5.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 57 Table 5.40 Timer B Input (Counter Input in Event Counter Mode) Table 5.41 Timer B Input (Pulse Period Measurement Mode) Table 5.42 Timer B Input (Pulse Width Measurement Mode) Table 5.43 A-D Trigger Input Table 5.44 Serial I/O Table 5.45 External Interrupt INTi Input ns ns Unit Standard Max.Min. TBiIN input cycle time (counted on one edge) TBiIN input HIGH pulse width (counted on one edge) TBiIN input LOW pulse width (counted on one edge) ns ns ns tc(TB) tw(TBH) tw(TBL) ParameterSymbol Unit tc(TB) tw(TBL) tw(TBH) ns ns ns TBiIN input HIGH pulse width (counted on both edges) TBiIN input LOW pulse width (counted on both edges) TBiIN input cycle time (counted on both edges) 150 120 120 300 Standard Max.Min. ns ns tc(TB) tw(TBH) Symbol Parameter Unit tw(TBL) ns TBiIN input HIGH pulse width TBiIN input cycle time TBiIN input LOW pulse width 600 300 300 Standard Max.Min. ns ns tc(TB) Symbol Parameter Unit tw(TBL) ns tw(TBH) TBiIN input cycle time TBiIN input HIGH pulse width TBiIN input LOW pulse width 600 300 300 Standard Max.Min. ns ns tc(AD) tw(ADL) Symbol Parameter Unit ADTRG input cycle time (trigger able minimum) ADTRG input LOW pulse width 1500 200 tw(INH) tw(INL) Symbol Parameter INTi input LOW pulse width INTi input HIGH pulse width Standard Max.Min. 380 380 ns ns ns ns ns ns ns Standard Max.Min. CLKi input cycle time CLKi input HIGH pulse width CLKi input LOW pulse width t c(CK) tw(CKH) tw(CKL) ParameterSymbol Unit td(C-Q) tsu(D-C) th(C-Q) TXDi hold time RXDi input setup time TXDi output delay time th(C-D) RXDi input hold time 300 150 150 160 Timing Requirements (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified)

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 58 Switching Characteristics (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) Figure 5.11 Ports P0 to P14 Measurement Circuit Table 5.46 Memory Expansion, Microprocessor Modes (for setting with no wait) S y m b o l S t a n d a r dMeasuring condition Max.Min.Parameter U n i t td B C L K A D ) A d d r e s s o u t p u t d e l a y t i m e3 0 n s th B C L K A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s th B C L K C S ) C h i p s e l e c t o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s td B C L K A L E ) A L E s i g n a l o u t p u t d e l a y t i m e2 5 n s th B C L K A L E ) A L E s i g n a l o u t p u t h o l d t i m e – 4 n s td B C L K R D ) R D s i g n a l o u t p u t d e l a y t i m e3 0 n s th B C L K R D ) R D s i g n a l o u t p u t h o l d t i m e0 n s td B C L K W R ) W R s i g n a l o u t p u t d e l a y t i m e3 0 n s th B C L K W R ) W R s i g n a l o u t p u t h o l d t i m e0 n s td B C L K D B ) D a t a o u t p u t d e l a y t i m e ( r e f e r s t o B C L K )4 0 n s th B C L K D B ) D a t a o u t p u t h o l d t i m e r e f e r s t o B C L K ) 4n s th W R D B ) D a t a o u t p u t h o l d t i m e r e f e r s t o W R ) n s td D B W R ) D a t a o u t p u t d e l a y t i m e ( r e f e r s t o W R )n s 1 . C a l c u l a t e d a c c o r d i n g t o t h e B C L K f r e q u e n c y a s f o l l o w s : f ( B C L K ) – 4 0 [ns] td B C L K C S ) C h i p s e l e c t o u t p u t d e l a y t i m e3 0 n s th R D A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o R D )0 n s th W R A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o W R ) ( N o t e 2 ) n s 3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC2 ) by a circuit of the right figure. For example, when V OL = 0.2VCC2 , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC2 / VCC2 ) = 6.7ns. DBi R C (Note 1) (Note 2) 2. Calculated according to the BCLK frequency as follows: f(BCLK) X [ns] f ( B C L K ) i s 1 2 . 5 M H z o r l e s s . – 10 N O T E S : H L D A o u t p u t d e l a y t i m e 40 nstd B C L K H L D A See Figure 5.11 P10 30pF P11 P12 P13 P14

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 59 Table 5.47 Memory expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access) Switching Characteristics (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC unless otherwise specified) S y m b o l S t a n d a r dMeasuring condition M a x .M i n .P a r a m e t e rU n i t td B C L K A D ) A d d r e s s o u t p u t d e l a y t i m e3 0n s th B C L K A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s th B C L K C S ) C h i p s e l e c t o u t p u t h o l d t i m e ( r e f e r s t o B C L K )4 n s td B C L K A L E ) A L E s i g n a l o u t p u t d e l a y t i m e2 5n s th B C L K A L E ) A L E s i g n a l o u t p u t h o l d t i m e –4 n s td B C L K R D ) R D s i g n a l o u t p u t d e l a y t i m e3 0n s th B C L K R D ) R D s i g n a l o u t p u t h o l d t i m e0 n s td B C L K W R ) W R s i g n a l o u t p u t d e l a y t i m e3 0n s th B C L K W R ) W R s i g n a l o u t p u t h o l d t i m e0 n s td B C L K D B ) D a t a o u t p u t d e l a y t i m e ( r e f e r s t o B C L K )4 0n s th B C L K D B ) D a t a o u t p u t h o l d t i m e r e f e r s t o B C L K ) 4n s th W R D B ) D a t a o u t p u t h o l d t i m e r e f e r s t o W R ) n s td D B W R ) D a t a o u t p u t d e l a y t i m e ( r e f e r s t o W R )n s C a l c u l a t e d a c c o r d i n g t o t h e B C L K f r e q u e n c y a s f o l l o w s f ( B C L K ) n X – 40 [ns] td B C L K C S ) C h i p s e l e c t o u t p u t d e l a y t i m e3 0n s th R D A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o R D )0 n s th W R A D ) A d d r e s s o u t p u t h o l d t i m e ( r e f e r s t o W R ) (Note 2) n s 3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in t = –CR X ln (1 – V OL / VCC2 ) by a circuit of the right figure. For example, when V OL = 0.2VCC2 , C = 30pF, R = 1kΩ , hold time of output “L” level is t = – 30pF X 1kΩ X ln (1 – 0.2VCC2 / VCC2 ) = 6.7ns. D B i R C (Note 1) (Note 2) C a l c u l a t e d a c c o r d i n g t o t h e B C L K f r e q u e n c y a s f o l l o w s f ( B C L K ) X [ n s ] n i s f o r w a i t s e t t i n g f o r w a i t s e t t i n g a n d f o r w a i t s e t t i n g W h e n n f B C L K i s M H z o r l e s s – 1 0 NOTES: H L D A o u t p u t d e l a y t i m e 4 0n std B C L K H L D A See Figure 5.11

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 60 Switching Characteristics (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = – 20 to 85oC / – 40 to 85oC, unless otherwise specified) Table 5.48 Memory expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection) Symbol StandardMeasuring condition Max.Min.Parameter Unit td(BCLK-AD) Address output delay time 50 ns th(BCLK-AD) Address output hold time (refers to BCLK) 4 ns td(BCLK-CS) Chip select output delay time 50 ns th(BCLK-CS) Chip select output hold time (refers to BCLK) 4 ns nsth(RD-AD) Address output hold time (refers to RD) (Note 1) td(BCLK-RD) RD signal output delay time 40 ns th(BCLK-RD) RD signal output hold time 0 ns nsth(WR-AD) Address output hold time (refers to WR) (Note 1) td(BCLK-WR) WR signal output delay time 40 ns td(BCLK-DB) Data output delay time (refers to BCLK) 50 ns th(BCLK-DB) Data output hold time (refers to BCLK) 4 ns td(DB-WR) Data output delay time (refers to WR) (Note 2) ns th(BCLK-WR) WR signal output hold time 0 ns nsth(RD-CS) Chip select output hold time (refers to RD) th(WR-CS) Chip select output hold time (refers to WR) (Note 1) ns th(WR-DB) Data output hold time (refers to WR) ns (Note 1) 1. Calculated according to the BCLK frequency as follows: f(BCLK) [ns] 2. Calculated according to the BCLK frequency as follows: f(BCLK) (n–0.5) X 109 –50 [ns] 3. Calculated according to the BCLK frequency as follows: f(BCLK) –40 [ns] n is “2” for 2-wait setting, “3” for 3-wait setting. (Note 1) td(BCLK-ALE) ALE signal output delay time (refers to BCLK) 25 ns th(BCLK-ALE) ALE signal output hold time (refers to BCLK) – 4n s th(ALE-AD) ALE signal output hold time (refers to Adderss) ns td(AD-RD) RD signal output delay from the end of Address ns 0 td(AD-WR) WR signal output delay from the end of Address ns 0 tdZ(RD-AD) Address output floating start time ns 8 td(AD-ALE) ALE signal output delay time (refers to Address) ns (Note 3) (Note 4) –10 4. Calculated according to the BCLK frequency as follows: f(BCLK) –15 [ns] NOTES: HLDA output delay timetd(BCLK-HLDA) 40 ns See Figure 5.11

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 61 Figure 5.12 Timing Diagram (1) TAiIN input TAiOUT input During event counter mode TBiIN input tc(TA) tw(TAH) tw(TAL) tc(UP) tw(UPH) tw(UPL) tc(TB) tw(TBH) tw(TBL) tc(AD) tw(ADL) th(TIN–UP) tsu(UP–TIN) TAiIN input (When count on falling edge is selected) TAiIN input (When count on rising edge is selected) TAiOUT input (Up/down input) ADTRG input tc(TA) tsu(TAIN-TAOUT) tsu(TAOUT-TAIN) tsu(TAOUT-TAIN) Two-phase pulse input in event counter mode TAiIN input TAiOUT input tsu(TAIN-TAOUT) XIN input tw(H) tw(L)tr tf tc

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 62 Figure 5.13 Timing Diagram (2) tsu(D–C) CLKi TXDi RXDi tc(CK) tw(CKH) tw(CKL) tw(INL) tw(INH) td(C–Q) th(C–D) th(C–Q) INTi input

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 63 Figure 5.14 Timing Diagram (3) Measuring conditions :

VCC1 =VCC2 =3V
Input timing voltage : Determined with VIL=0.6V, VIH=2.4V
Output timing voltage : Determined with VOL =1.5V, VOH =1.5V Memory Expansion Mode, Microprocessor Mode BCLK HOLD input HLDA output P0, P1, P2, P3, P4, P5_0 to P5_2 (1) (Common to setting with wait and setting without wait) th(BCLK –HOLD)tsu(HOLD –BCLK) (Effective for setting with wait) td(BCLK –HLDA)td(BCLK –HLDA) Hi–Z RDY input tsu(RDY –BCLK) th(BCLK –RDY) BCLK RD (Multiplexed bus) (Multiplexed bus) WR, WRL, WRH WR, WRL, WRH (Separate bus) RD (Separate bus) NOTES: 1. These pins are set to high-impedance regardless of the input level of the BYTE pin, PM06 bit in PM0 register and PM11 bit in PM1 register.

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 64 Figure 5.15 Timing Diagram (4) BCLK CSi td(BCLK-CS) 30ns.max ADi 30ns.max ALE 30ns.max -4ns.min RD 30ns.max th(BCLK-RD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min Hi-Z DBi th(RD-DB) 0ns.min 0ns.min th(RD-AD) BHE tcyc Read timing td(BCLK-AD) td(BCLK-ALE) th(BCLK-ALE) tsu(DB-RD) td(BCLK-RD) 50ns.min tac1(RD-DB) Memory Expansion Mode, Microprocessor Mode (For setting with no wait) Measuring conditions

VCC1 =VCC2 =3V
Input timing voltage : VIL=0.6V, VIH=2.4V
Output timing voltage : VOL =1.5V, VOH =1.5V WR,WRL, WRH 30ns.max th(BCLK-WR) 0ns.min BCLK CSi td(BCLK-CS) 30ns.max ADi td(BCLK-AD) 30ns.max ALE 30ns.max td(BCLK-ALE) th(BCLK-ALE) -4ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc th(WR-AD) BHE td(BCLK-DB) 40ns.max 4ns.min th(BCLK-DB) td(DB-WR) (0.5 X tcyc-40)ns.min th(WR-DB) DBi Write timing td(BCLK-WR) Hi-Z (0.5 X tcyc-60)ns.max tcyc= f(BCLK) (0.5 X tcyc-10)ns.min (0.5 X tcyc-10)ns.min

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 65 Figure 5.16 Timing Diagram (5) BCLK CSi td(BCLK-CS) 30ns.max ADi td(BCLK-AD) 30ns.max ALE 30ns.max th(BCLK-ALE) -4ns.min RD 30ns.max th(BCLK-RD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min Hi-ZDBi tsu(DB-RD) 50ns.min th(RD-DB) 0ns.min tcyc BHE Read timing WR,WRL, WRH 30ns.max th(BCLK-WR) 0ns.min BCLK CSi td(BCLK-CS) 30ns.max ADi td(BCLK-AD) 30ns.max ALE 30ns.max td(BCLK-ALE) th(BCLK-ALE) -4ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc th(WR-AD) BHE td(BCLK-DB) 40ns.max 4ns.min th(BCLK-DB) td(DB-WR) (0.5 X tcyc-40)ns.min(0.5 X tcyc-10)ns.min th(WR-DB) DBi Write timing td(BCLK-ALE) td(BCLK-RD) (0.5 X tcyc-10)ns.min td(BCLK-WR) 0ns.min th(RD-AD) tac2(RD-DB) Hi-Z Memory Expansion Mode, Microprocessor Mode (for 1-wait setting and external area access) Measuring conditions

VCC1 =VCC2 =3V
Input timing voltage : VIL=0.6V, VIH=2.4V
Output timing voltage : VOL =1.5V, VOH =1.5V (1.5 X tcyc-60)ns.max tcyc= f(BCLK)

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 66 Figure 5.17 Timing Diagram (6) Read timing Write timing BCLK CSi ALE DBi ADi BHE WR, WRL WRH Memory Expansion Mode, Microprocessor Mode (for 2-wait setting and external area access) BCLK CSi ALE DBi ADi BHE RD tcyc td(BCLK-CS) 30ns.max td(BCLK-AD) 30ns.max td(BCLK-ALE) 30ns.max th(BCLK-ALE) -4ns.min td(BCLK-RD) 30ns.max Hi-Z tsu(DB-RD) 50ns.min th(RD-DB) 0ns.min th(BCLK-RD) 0ns.min th(RD-AD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc Hi-Z td(BCLK-CS) 30ns.max td(BCLK-AD) 30ns.max td(BCLK-ALE) 30ns.max th(BCLK-ALE) -4ns.min td(BCLK-WR) 30ns.max th(BCLK-CS) 4ns.min th(BCLK-AD) 4ns.min th(WR-AD) (0.5 X tcyc-10)ns.min th(BCLK-WR) 0ns.min td(BCLK-DB) 40ns.max td(DB-WR) (1.5 X tcyc-40)ns.min th(BCLK-DB) 4ns.min th(WR-DB) (0.5 X tcyc-10)ns.min Measuring conditions

VCC1 =VCC2 =3V
Input timing voltage : VIL=0.6V, VIH=2.4V
Output timing voltage : VOL =1.5V, VOH =1.5V tac2(RD-DB) (2.5 X tcyc-60)ns.max tcyc= f(BCLK)

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 67 Figure 5.18 Timing Diagram (7) Read timing Write timing BCLK CSi ALE DBi ADi BHE WR, WRL WRH Memory Expansion Mode, Microprocessor Mode (for 3-wait setting and external area access) BCLK CSi ALE DBi ADi BHE RD tcyc td(BCLK-CS) 30ns.max td(BCLK-AD) 30ns.max td(BCLK-ALE) 30ns.max th(BCLK-ALE) -4ns.min td(BCLK-RD) 30ns.max Hi-Z tsu(DB-RD) 50ns.min th(RD-DB) 0ns.min th(BCLK-RD) 0ns.min th(RD-AD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc Hi-Z td(BCLK-CS) 30ns.max td(BCLK-AD) 30ns.max td(BCLK-ALE) 30ns.max th(BCLK-ALE) -4ns.min td(BCLK-WR) 30ns.max th(BCLK-CS) 4ns.min th(BCLK-AD) 4ns.min th(WR-AD) (0.5 X tcyc-10)ns.min th(BCLK-WR) 0ns.min td(BCLK-DB) 40ns.max td(DB-WR) (2.5 X tcyc-40)ns.min th(BCLK-DB) 4ns.min th(WR-DB) (0.5 X tcyc-10)ns.min Measuring conditions

VCC1 =VCC2 =3V
Input timing voltage : VIL=0.6V, VIH=2.4V
Output timing voltage : VOL =1.5V, VOH =1.5V tac2(RD-DB) (3.5 X tcyc-60)ns.max tcyc= f(BCLK)

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 68 Figure 5.19 Timing Diagram (8) Memory Expansion Mode, Microprocessor Mode (For 2-wait setting, external area access and multiplex bus selection) BCLK CSi td(BCLK-CS) 40ns.max ADi td(BCLK-AD) 40ns.max ALE th(BCLK-ALE) -4ns.min RD 40ns.max th(BCLK-RD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.mintcyc th(RD-CS) th(RD-AD) BHE ADi /DBi th(RD-DB) 0ns.min td(AD-ALE) Read timing td(BCLK-WR) 40ns.max th(BCLK-WR) 0ns.min BCLK CSi td(BCLK-CS) 40ns.max ADi td(BCLK-AD) 40ns.max ALE 40ns.max th(BCLK-ALE) -4ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc th(WR-AD) BHE td(BCLK-DB) 50ns.max 4ns.min th(BCLK-DB) td(DB-WR) th(WR-DB) ADi /DBi Data output WR,WRL, WRH Write timing Address (0.5 X tcyc-10)ns.min AddressData input 50ns.min (0.5 X tcyc-10)ns.min td(BCLK-ALE) td(BCLK-RD) (0.5 X tcyc-10)ns.min th(WR-CS) Address td(AD-ALE) (0.5 X tcyc-40)ns.min (1.5 X tcyc-50)ns.min (0.5 X tcyc-10)ns.min td(BCLK-ALE) (0.5 X tcyc-40)ns.min Address 40ns.max tSU(DB-RD)tac3(RD-DB) (0.5 X tcyc-10)ns.min th(ALE-AD) td(AD-RD) 0ns.min tdZ(RD-AD) 8ns.max td(AD-WR) 0ns.min Measuring conditions

VCC1 =VCC2 =3V
Input timing voltage : VIL=0.6V, VIH=2.4V
Output timing voltage : VOL =1.5V, VOH =1.5V (1.5 X tcyc-60)ns.max tcyc= f(BCLK) (0.5 X tcyc-15)ns.min

VCC1 = VCC2 = 3V M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62P) 48fo3002,70.voN01.2.veR page 69 Figure 5.20 Timing Diagram (9) Read timing Write timing Memory Expansion Mode, Microprocessor Mode (For 3-wait setting, external area access and multiplex bus selection) BCLK CSi ALE RD ADi /DBi ADi BHE BCLK CSi ALE ADi /DBi tcyc td(BCLK-AD) 40ns.max tcyc Data output th(BCLK-CS) 6ns.mintd(BCLK-CS) 40ns.max td(BCLK-ALE) 40ns.max th(BCLK-ALE) -4ns.min td(BCLK-RD) 40ns.max th(BCLK-RD) 0ns.min tsu(DB-RD) 50ns.min th(RD-DB) 0ns.min th(RD-AD) (0.5 X tcyc-10)ns.min th(BCLK-AD) 4ns.min td(BCLK-CS) 40ns.max td(BCLK-AD) 40ns.max th(BCLK-DB) 4ns.min th(BCLK-WR) 0ns.min th(WR-AD) (0.5 X tcyc-10)ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min td(BCLK-ALE) 40ns.max td(BCLK-WR) 40ns.max th(WR-DB) (0.5 X tcyc-10)ns.min Data input Address Address ADi BHE WR, WRL WRH Measuring conditions

VCC1 =VCC2 =3V
Input timing voltage : VIL=0.6V, VIH=2.4V
Output timing voltage : VOL =1.5V, VOH =1.5V th(ALE-AD) td(AD-ALE) (0.5 X tcyc-40)ns.min td(AD-RD) 0ns.min tdZ(RD-AD) 8ns.max tac3(RD-DB) td(BCLK-DB) 50ns.max (0.5 X tcyc-10)ns.min th(WR-CS) td(DB-WR) (2.5 X tcyc-50)ns.min td(AD-WR) 0ns.min th(RD-CS) (0.5 X tcyc-10)ns.min td(AD-ALE) (0.5 X tcyc-40)ns.min (2.5 X tcyc-60)ns.max tcyc= 1 f(BCLK) th(BCLK-ALE) -4ns.min (No multiplex) (No multiplex) (0.5 X tcyc-15)ns.min

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 70 Table 5.49 Absolute Maximum Ratings

5.2 Electrical Characteristics (M16C/62PT)

V R E F , X I N I n p u t v o l t a g e A n a l o g s u p p l y v o l t a g e S u p p l y v o l t a g e O u t p u t v o l t a g e X O U T VO t o VC C Pd P o w e r d i s s i p a t i o n Storage temperature R a t e d v a l u e V V V Condition VI A VC C VC C 1, VC C Ts t g Topr S y m b o l m W P 3 _ 0 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 7 _ 0 , P 7 _ 1 P 7 _ 0 , P 7 _ 1 -0.3 to 6.5 V V R E S E T , C N V S S , B Y T E , VCC1 =AV CC VCC1 =AV CC -0.3 to 6.5 P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 , S u p p l y v o l t a g e - 0 . 3 t o VC C 1+ 0 . 1 VVC C P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 t o VC C ) V V P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 0 t o P 1 1 _ 7 , P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 -0.3 to VCC2 +0.3 (1) V -0.3 to 6.5 -65 to 150 300 -40 to 85 / -40 to 125 (2) -0.3 to 6.5 -40 º C < Topr ≤ 85 ° C N O T E S : T h e r e i s n o e x t e r n a l c o n n e c t i o n s f o r p o r t P t o P P t o P P t o P a n d P i n p i n v e r s i o n T v e r s i o n t o C V v e r s i o n t o C - 4 0 º C < To p r ≤ 1 2 5 ° C 20 0 0 to 60 When the microcomputer is operating F l a s h p r o g r a m e r a s e P14_0, P14_1, ° C ° C

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 71 Table 5.50 Recommended Operating Conditions (1) 4.0 5.5 T y p a x . UnitP a r a m e t e r VC C 1, VC C 2 5 . 0S u p p l y v o l t a g e ( VC C 1=V C C Symbol M i n S t a n d a r d A n a l o g s u p p l y v o l t a g e VC C 1A V c c V 0A n a l o g s u p p l y v o l t a g e S u p p l y v o l t a g e VI H IO H a v g H I G H a v e r a g e o u t p u t c u r r e n t m A m A V s s A V s s 0.8VCC2 V V V V VCC2 0 . 2 VC C 0 . 2 VC C L O W i n p u t v o l t a g e IO H p e a k H I G H p e a k o u t p u t c u r r e n t H I G H i n p u t v o l t a g e -5.0 - 1 0 . 0 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 3 _ 1 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 V0 . 8 VC C 2 VCC2P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 ( d u r i n g s i n g l e - c h i p m o d e ) LOW peak output current 10.0 5.0 mA f ( X I N ) M a i n c l o c k i n p u t o s c i l l a t i o n f r e q u e n c y LOW average output current IO L p e a k m AIOL (avg) V P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 7 _ 0 , P 7 _ 1 0.8V CC1 6.5 V VI L VC C 1= 4 . 0 t o 5 . 5 V 0M H z1 6 f (XCIN) Sub-clock oscillation frequency kHz5032.768 P 1 1 _ 0 t o P 1 1 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 1 1 _ 0 t o P 1 1 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 1 1 _ 0 t o P 1 1 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 NOTES: 1. Referenced to VCC1 = VCC2 = 4.7 to 5.5V at Topr = -40 to 85 °C / -40 to 125 °C unless otherwise specified. T version = -40 to 85 °C, V version = -40 to 125 °C. 2. The mean output current is the mean value within 100ms. 3. The total I OL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max. As for 80-pin version, the total I OL(peak) for all ports and IOH(peak) must be 80mA. max. due to one VCC and one VSS . 4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. 0.8VCC1 VVCC1 P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , X I N , R E S E T , C N V S S , B Y T E P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 , P 3 _ 1 t o P 3 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 ( d u r i n g s i n g l e - c h i p m o d e ) V0 . 2 VC C P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , X I N , R E S E T , C N V S S , B Y T E P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 , f (Ring) Ring oscillation frequency MHz1 f (PLL) PLL clock oscillation frequency (4) VCC1 =4.0 to 5.5V 10 MHz24 f (BCLK) CPU operation clock 0 MHz24 tS U P L L ) P L L f r e q u e n c y s y n t h e s i z e r s t a b i l i z a t i o n w a i t t i m eV C C 1= 5 . 0 V2 0 m s 0 . 5 2

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 72 Table 5.51 A-D Conversion Characteristics (1) Table 5.52 D-A Conversion Characteristics (1) S t a n d a r d M i n .T y p .M a x . I N L R e s o l u t i o n I n t e g r a l n o n l i n e a r i t y e r r o r B i t sVR E F = VC C 1 1 0 S y m b o lP a r a m e t e rM e a s u r i n g c o n d i t i o nU n i t A N 0 t o A N 7 i n p u t A N t o A N i n p u t A N t o A N i n p u t A N E X A N E X i n p u t VR E VC C V L S B± 3 L S B± 7 L S BVR E F = VC C 1= 3 . 3 V8 b i t ± 2 R L A D D E R tC O N V L a d d e r r e s i s t a n c e C o n v e r s i o n t i m e ( 1 0 b i t ) , S a m p l e & h o l d f u n c t i o n a v a i l a b l e R e f e r e n c e v o l t a g e A n a l o g i n p u t v o l t a g e kΩ µs V VI A VR E F 2. 0 1 0 VC C VR E F 4 0 2 . 7 5 C o n v e r s i o n t i m e ( 8 b i t ) , S a m p l e & h o l d f u n c t i o n a v a i l a b l e µ s2 . 3 3tC O N V tS A M P S a m p l i n g t i m e0 . 2 5 µ s VR E F = VC C VR E F = VC C 1= 5 V , ø A D = 1 2 M H z VR E F = VC C 1= 5 V , ø A D = 1 2 M H z D N L D i f f e r e n t i a l n o n - l i n e a r i t y e r r o r O f f s e t e r r o r G a i n e r r o r L S B L S B L S B ± 1 ± 3 ± 3 1 0 b i t VR E VC C V L S B± 3 L S B± 7 L S BVR E F = VC C 1= 3 . 3 V8 b i t ± 2 1 0 b i t– A b s o l u t e a c c u r a c y E x t e r n a l o p e r a t i o n a m p c o n n e c t i o n m o d e A N 0 t o A N 7 i n p u t A N t o A N i n p u t A N t o A N i n p u t A N E X A N E X i n p u t E x t e r n a l o p e r a t i o n a m p c o n n e c t i o n m o d e T o l e r a n c e l e v e l i m p e d a n c e– 3k Ω N O T E S : R e f e r e n c e d t o VC C A VC C = VR E t o V VS A VS V a t To p r t o C t o C u n l e s s o t h e r w i s e s p e c i f i e d T v e r s i o n t o C V v e r s i o n t o C A D o p e r a t i o n c l o c k f r e q u e n c y ø A D f r e q u e n c y m u s t b e M H z o r l e s s A c a s e w i t h o u t s a m p l e h o l d f u n c t i o n t u r n ø A D f r e q u e n c y i n t o k H z o r m o r e i n a d d i t i o n t o a l i m i t o f N o t e A c a s e w i t h s a m p l e h o l d f u n c t i o n t u r n ø A D f r e q u e n c y i n t o M H z o r m o r e i n a d d i t i o n t o a l i m i t o f N o t e M i n .T y p .M a x . ts u R O R e s o l u t i o n Absolute accuracy S e t u p t i m e O u t p u t r e s i s t a n c e R e f e r e n c e p o w e r s u p p l y i n p u t c u r r e n t B i t s k Ω m AIV R E F 1.0 1 . 5 S y m b o lP a r a m e t e rM e a s u r i n g c o n d i t i o nU n i t 2 01 04 µ s ( N o t e 2 ) S t a n d a r d N O T E S : R e f e r e n c e d t o VC C VR E t o V VS A VS V a t To p r t o C t o C u n l e s s o t h e r w i s e s p e c i f i e d T v e r s i o n t o C V v e r s i o n t o C T h i s a p p l i e s w h e n u s i n g o n e D A c o n v e r t e r w i t h t h e D A r e g i s t e r f o r t h e u n u s e d D A c o n v e r t e r s e t t o h T h e A D c o n v e r t e r s l a d d e r r e s i s t a n c e i s n o t i n c l u d e d A l s o w h e n D A r e g i s t e r c o n t e n t s a r e n o t h t h e c u r r e n t IV R E F a l w a y s f l o w s e v e n t h o u g h V r e f m a y h a v e b e e n s e t t o b e u n c o n n e c t e d b y t h e A D c o n t r o l r e g i s t e r

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 73 Table 5.53 Flash Memory Version Electrical Characteristics (1) for 100 cycle products Table 5.55 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60oC) Table 5.54 Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (Block A and Block 1 (7)) Min. Typ. M a x W o r d p r o g r a m t i m e ( VC C 1= 5 . 0 V , To p r= 2 5 ° C ) B l o c k e r a s e t i m e VC C V To p C E r a s e a l l u n l o c k e d b l o c k s t i m e L o c k b i t p r o g r a m t i m e P a r a m e t e rU n i t Standard 2 5 0 . 3 2 5 2 0 0 2 0 0 µ s s s µ s F l a s h m e m o r y c i r c u i t s t a b i l i z a t i o n w a i t t i m etP S 15 µ s S y m b o l P r o g r a m a n d e r a s e e n d u r a n c e )- 100 D a t a h o l d t i m e ) 10- 0 . 3 0 . 5 0 . 8 s s sMin. Typ. Max. W o r d p r o g r a m t i m e ( VC C 1= 5 . 0 V , To p r= 2 5 ° C ) Block erase time (VCC1 =5.0V, Topr=25 °C) L o c k b i t p r o g r a m t i m e Parameter Unit Standard 2 5 0.3 2 5 µ s s µ s Symbol P r o g r a m a n d e r a s e e n d u r a n c e )- 1 4K bytes block Flash memory circuit stabilization wait timetP S µs Data hold time (5) 10- cycle cy c l e y e a r year N O T E S : e f e r e n c e d t o V C C t o V a t To p r t o C u n l e s s o t h e r w i s e s p e c i f i e d d e n o t e s t h e n u m b e r o f b l o c k e r a s e s r o g r a m a n d E r a s e E n d u r a n c e r e f e r s t o t h e n u m b e r o f t i m e s a b l o c k e r a s e c a n b e p e r f o r m e d I f t h e p r o g r a m a n d e r a s e e n d u r a n c e i s n n o r e a c h b l o c k c a n b e e r a s e d n t i m e s F o r e x a m p l e i f a K b y t e s b l o c k A i s e r a s e d a f t e r w r i t i n g w o r d d a t a t i m e s e a c h t o a d i f f e r e n t a d d r e s s t h i s c o u n t s a s o n e p r o g r a m a n d e r a s e e n d u r a n c e D a t a c a n n o t b e w r i t t e n t o t h e s a m e a d d r e s s m o r e t h a n o n c e w i t h o u t e r a s i n g t h e b l o c k R e w r i t e p r o h i b i t e d a x i m u m n u m b e r o f E W c y c l e s f o r w h i c h o p e r a t i o n i s g u a r a n t e e d .T o p r t o C v e r s i o t o C V v e r s i o n e f e r e n c e d t o VC C t o V a t To p r t o C T v e r s i o n t o C V v e r s i o n u n l e s s o t h e r w i s e s p e c i f i e d a b l e a p p l i e s f o r b l o c k A o r b l o c k p r o g r a m a n d e r a s e e n d u r a n c e O t h e r w i s e u s e T a b l e o r e d u c e t h e n u m b e r o f p r o g r a m a n d e r a s e e n d u r a n c e w h e n w o r k i n g w i t h s y s t e m s r e q u i r i n g n u m e r o u s r e w r i t e s w r i t e t o u n u s e d w o r d a d d r e s s e s w i t h i n t h e b l o c k i n s t e a d o f r e w r i t e E r a s e b l o c k o n l y a f t e r a l l p o s s i b l e a d d r e s s e s a r e u s e d F o r e x a m p l e a n w o r d p r o g r a m c a n b e w r i t t e n t i m e s m a x i m u m b e f o r e e r a s e b e c o m e s n e c e s s a r y M a i n t a i n i n g a n e q u a l n u m b e r o f e r a s u r e b e t w e e n b l o c k A a n d b l o c k w i l l a l s o i m p r o v e e f f i c i e n c y I t i s i m p o r t a n t t o t r a c k t h e t o t a l n u m b e r o f t i m e s e r a s u r e i s u s e d h o u l d e r a s e e r r o r o c c u r d u r i n g b l o c k e r a s e a t t e m p t t o e x e c u t e c l e a r s t a t u s r e g i s t e r c o m m a n d t h e n b l o c k e r a s e c o m m a n d a t l e a s t t h r e e t i m e s u n t i l e r a s e e r r o r d i s a p p e a r s u s t o m e r s d e s i r i n g E W f a i l u r e r a t e i n f o r m a t i o n s h o u l d c o n t a c t t h e i r R e n e s a s t e c h n i c a l s u p p o r t r e p r e s e n t a t i v e Flash program, erase voltage Flash read operation voltage VCC1 =5.0 ± 0.5 V VCC1 =4.0 to 5.5 V

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 74 Table 5.56 Power Supply Circuit Timing Characteristics S y m b o l S t a n d a r d T y p . U n i tMeasuring condition Min. M a x .P a r a m e t e r VCC1 =4.0 to 5.5V 1 5 0 5 0 td(R-S) STOP release time td(M-L) Time for internal power supply stabilization when main clock oscillation starts mstd(P-R) Time for internal power supply stabilization during powering-on µs µs td(W-S) Low power dissipation mode wait mode release time 1 5 0 µs Interrupt for stop mode release CPU clock td(R-S)

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 75 VCC1 = VCC2 = 5V Table 5.57 Electrical Characteristics (1) S y m b o l VO H VO H H I G H o u t p u t v o l t a g e VO H VO L L O W o u t p u t v o l t a g e L O W o u t p u t v o l t a g eVO L VO L H I G H o u t p u t v o l t a g e H I G H o u t p u t v o l t a g e S t a n d a r d Typ. U n i tM e a s u r i n g c o n d i t i o n V V VX O U T V 2 . 0 0.45 V VX O U T 2 . 0 2 . 0 M i n .M a x . VCC2 -2.0 P a r a m e t e r IO H = m A IO H = - 1 m A IO H = µ A IO H = - 0 . 5 m A IO m A IO L= 1 m A IO µ A IO L= 0 . 5 m A P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , H I G H P O W E R L O W P O W E R H I G H P O W E R L O W P O W E R H I G H P O W E R L O W P O W E R H I G H o u t p u t v o l t a g e X C O U T W i t h n o l o a d a p p l i e d W i t h n o l o a d a p p l i e d 2.5 1.6 V H y s t e r e s i s Hysteresis HIGH input current II H L O W i n p u t c u r r e n t II L VR A M R A M r e t e n t i o n v o l t a g e VT+-VT- VT+-VT- S D A 0 T O S D A 2 , C L K 0 t o C L K 4 , T A 0 O U T t o T A 4 O U T , 0.2 1 . 0V 0.2 2.5 V 5 . 0 µA µA A t s t o p m o d e2 . 0V RESET H O L D , R D Y , T A 0 I N t o T A 4 I N , A D T R G , C T S 0 t o C T S 2 , S C L 0 t o S C L 2 , VI= 5 V VI= 0 V- 5 . 0 R fXIN R f X C I N Feedback resistance XIN F e e d b a c k r e s i s t a n c e XCIN 1 5 M Ω P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P t o P P P X I N R E S E T C N V S S B Y T E R P U L L U P P u l l - u p r e s i s t a n c e 50 k Ω TB0IN to TB5IN, INT0 to INT5, NMI, VX C O U T With no load applied W i t h n o l o a d a p p l i e d HIGHPOWER L O W P O W E R VI=0V 30 170 KI0 to KI3, RXD0 to RXD2, SIN3, SIN4 P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 VCC2 -0.3 VCC1 -2.0 VCC1 -2.0 N O T E S : R e f e r e n c e d t o VC C VC C t o V VS V a t To p r t o C t o C f B C L K M H z u n l e s s o t h e r w i s e s p e c i f i e d T v e r s i o n i s C V v e r s i o n t o C T h e r e i s n o e x t e r n a l c o n n e c t i o n s f o r p o r t P t o P P t o P P t o P a n d P i n p i n v e r s i o n VC C VC C P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , IOH =-5mA IO H = - 2 0 0 µA P 6 _ 0 t o P 6 _ 7 , P 7 _ 2 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , VCC1 -2.0 VCC1 -0.3 VC C VC C VC C VC C P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P 4 _ 0 t o P 4 _ 7 , P 5 _ 0 t o P 5 _ 7 , P 1 2 _ 0 t o P 1 2 _ 7 , P 1 3 _ 0 t o P 1 3 _ 7 P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , P 6 _ 0 t o P 6 _ 7 , P 7 _ 0 t o P 7 _ 7 , P 8 _ 0 t o P 8 _ 4 , P 8 _ 6 , P 8 _ 7 , P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 P 9 _ 0 t o P 9 _ 7 , P 1 0 _ 0 t o P 1 0 _ 7 , P 1 1 _ 0 t o P 1 1 _ 7 , P 1 4 _ 0 , P 1 4 _ 1 P 0 _ 0 t o P 0 _ 7 , P 1 _ 0 t o P 1 _ 7 , P 2 _ 0 t o P 2 _ 7 , P 3 _ 0 t o P 3 _ 7 , IO L= 5 m A IO L= 2 0 0 µ A 2 . 0 0.45 L O W o u t p u t v o l t a g e L O W o u t p u t v o l t a g e H y s t e r e s i s VT -VT - X I N 0.2 0 . 8V

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 76 VCC1 = VCC2 = 5V Table 5.58 Electrical Characteristics (2) (1) S y m b o l S t a n d a r d Typ. UnitMeasuring condition M i n .M a x .P a r a m e t e r IC C P o w e r s u p p l y c u r r e n t VC C t o V No division, PLL operation m AIn single-chip mode, the output pins are open and other pins are V SS 14 20f(BCLK)=24MHz, No division, PLL operation m A1 8f(BCLK)=24MHz, M ask ROM 2 7Flash memory 15 m AFlash memory Program VCC1 =5.0V f(BCLK)=10MHz, 2 5m AFlash memory Erase VCC1 =5.0V f(BCLK)=10MHz, Topr=25°C 3 . 0 µAStop mode, f(BCLK)=32kHz, Wait mode (2), Oscillation capacity High 7 . 5 µA 0 . 8 2 . 0 µA M a s k R O M F l a s h m e m o r y N O T E S : R e f e r e n c e d t o VC C VC C t o V VS V a t To p r t o C t o C f B C L K M H z u n l e s s o t h e r w i s e s p e c i f i e d T v e r s i o n t o C V v e r s i o n t o C W i t h o n e t i m e r o p e r a t e d u s i n g f C T h i s i n d i c a t e s t h e m e m o r y i n w h i c h t h e p r o g r a m t o b e e x e c u t e d e x i s t s Id e t i s d i s s i p a t i o n c u r r e n t w h e n t h e f o l l o w i n g b i t i s s e t t o d e t e c t i o n c i r c u i t e n a b l e d Id e t V C b i t o f V C R r e g i s t e r Id e t V C b i t o f V C R r e g i s t e r Id e t V C b i t o f V C R r e g i s t e r m A1 . 8 Wait mode µ A Low power dissipation mode, ROM (3) f(XCIN)=32kHz, µ A M a s k R O M Low power dissipation mode, RAM (3) f(BCLK)=32kHz 420 µALow power dissipation mode, Flash memory (3) f(BCLK)=32kHz, µ A F l a s h m e m o r y 2 5 Ring oscillation, 50 mA1No division, Ring oscillation 2 5 f(BCLK)=32kHz, Wait mode (2), Oscillation capacity Low Id e t 4 Voltage down detection dissipation current (4) 4 µ A0.7 Id e t 3 Reset area detection dissipation current (4) 8 µA1.2 Id e t 2 RAM retention limit detection dissipation current (4) 6 µA1 . 1 No division, Ring oscillation

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 77 VCC1 = VCC2 = 5V Timing Requirements (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 40 to 85oC (T version) / – 40 to 125oC (V version) unless otherwise specified) Table 5.59 External Clock Input (XIN input) Max. External clock rise time nstr Min. External clock input cycle time External clock input HIGH pulse width External clock input LOW pulse width External clock fall time ns ns ns ns tc tw(H) tw(L) tf ParameterSymbol UnitStandard 62.5

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 78 VCC1 = VCC2 = 5V Timing Requirements (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 40 to 85oC (T version) / – 40 to 125oC (V version) unless otherwise specified) Table 5.61 Timer A Input (Gating Input in Timer Mode) Table 5.62 Timer A Input (External Trigger Input in One-shot Timer Mode) Table 5.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode) Table 5.64 Timer A Input (Counter Increment/decrement Input in Event Counter Mode) Table 5.60 Timer A Input (Counter Input in Event Counter Mode) Table 5.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode) Standard Max. nsTAiIN input LOW pulse widthtw(TAL) Min. ns ns Unit TAiIN input HIGH pulse widthtw(TAH) ParameterSymbol tc(TA) TAiIN input cycle time 100 Standard Max.Min. ns ns ns Unit TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter 400 200 200 Standard Max.Min. ns ns ns Unit TAiIN input cycle time TAiIN input HIGH pulse width TAiIN input LOW pulse width tc(TA) tw(TAH) tw(TAL) Symbol Parameter 200 100 100 Standard Max.Min. ns ns Unit tw(TAH) tw(TAL) Symbol Parameter TAiIN input HIGH pulse width TAiIN input LOW pulse width 100 100 Standard Max.Min. ns ns ns Unit ns ns Symbol Parameter TAiOUT input cycle time TAiOUT input HIGH pulse width TAiOUT input LOW pulse width TAiOUT input setup time TAiOUT input hold time tc(UP) tw(UPH) tw(UPL) tsu(UP-TIN) th(TIN-UP) 2000 1000 1000 400 400 Standard Max.Min. ns ns ns UnitSymbol Parameter TAiIN input cycle time TAiOUT input setup time TAiIN input setup time tc(TA) tsu(TAIN-TAOUT) tsu(TAOUT-TAIN) 800 200 200

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 79 Table 5.66 Timer B Input (Counter Input in Event Counter Mode) Table 5.67 Timer B Input (Pulse Period Measurement Mode) Table 5.68 Timer B Input (Pulse Width Measurement Mode) Table 5.69 A-D Trigger Input Table 5.70 Serial I/O Table 5.71 External Interrupt INTi Input VCC1 = VCC2 = 5V Timing Requirements (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 40 to 85oC (T version) / – 40 to 125oC (V version) unless otherwise specified) ns ns ns ns ns ns ns Standard Max.Min. TBiIN input cycle time (counted on one edge) TBiIN input HIGH pulse width (counted on one edge) TBiIN input LOW pulse width (counted on one edge) ns ns ns t c(TB) tw(TBH) tw(TBL) ParameterSymbol Unit tc(TB) tw(TBL) tw(TBH) ns ns ns TBiIN input HIGH pulse width (counted on both edges) TBiIN input LOW pulse width (counted on both edges) TBiIN input cycle time (counted on both edges) Standard Max.Min. ns ns tc(TB) tw(TBH) Symbol Parameter Unit tw(TBL) ns TBiIN input HIGH pulse width TBiIN input cycle time TBiIN input LOW pulse width Standard Max.Min. ns ns tc(TB) Symbol Parameter Unit tw(TBL) ns tw(TBH) TBiIN input cycle time TBiIN input HIGH pulse width TBiIN input LOW pulse width Standard Max.Min. ns ns tc(AD) tw(ADL) Symbol Parameter Unit ADTRG input cycle time (trigger able minimum) ADTRG input LOW pulse width Standard Max.Min. ns ns tw(INH) tw(INL) Symbol Parameter Unit INTi input LOW pulse width INTi input HIGH pulse width Standard Max.Min. CLKi input cycle time CLKi input HIGH pulse width CLKi input LOW pulse width tc(CK) tw(CKH) tw(CKL) ParameterSymbol Unit td(C-Q) tsu(D-C) th(C-Q) TXDi hold time RXDi input setup time TXDi output delay time th(C-D) RXDi input hold time 100 200 400 200 200 400 200 200 1000 125 250 250 200 100 100

M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 80 VCC1 = VCC2 = 5V Switching Characteristics (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = – 40 to 85oC (T version) / – 40 to 125oC (V version) unless otherwise specified) Figure 5.21 Ports P0 to P10 Measurement Circuit P10 30pF

M16C/62 Group (M16C/62P , M16C/62PT) 5. Electrical Characteristics (M16C/62PT) VCC1 = VCC2 = 5V 48fo3002,70.voN01.2.veR page 81 Figure 5.22 Timing Diagram (1) TAiIN input TAiOUT input During event counter mode tc(TA) tw(TAH) tw(TAL) tc(UP) tw(UPH) tw(UPL) th(TIN–UP) tsu(UP–TIN) TAiIN input (When count on falling edge is selected) TAiIN input (When count on rising edge is selected) TAiOUT input (Up/down input) TBiIN input tc(TB) tw(TBH) tw(TBL) tc(AD) tw(ADL) ADTRG input tc(TA) tsu(TAIN-TAOUT) tsu(TAOUT-TAIN) tsu(TAOUT-TAIN) Two-phase pulse input in event counter mode TAiIN input TAiOUT input tsu(TAIN-TAOUT) XIN input tw(H) tw(L)tr tf tc

VCC1 = VCC2 = 5V M16C/62 Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics (M16C/62PT) 48fo3002,70.voN01.2.veR page 82 Figure 5.23 Timing Diagram (2) tsu(D–C) CLKi TXDi RXDi tc(CK) tw(CKH) tw(CKL) tw(INL) tw(INH) td(C–Q) th(C–D) th(C–Q) INTi input

Package DimensionsM16C/62 Group (M16C/62P , M16C/62PT) 48fo3002,70.voN01.2.veR page 83 Package Dimensions QFP100-P-1420-0.65 1.58 Weight(g) JEDEC CodeEIAJ Package Code Lead Material Alloy 42 100P6S-A Plastic 100pin 14✕ 20mm body QFP 0.1 0.2 Symbol Min Nom Max A b c D E H E L y Dimension in Millimeters H D 0.35 ––I2 1.3 ––M D 14.6 ––M E 20.6 10°0° 0.1 1.4 0.80.60.4 23.122.822.5 17.116.816.5 0.65 20.220.019.8 14.214.013.8 0.20.150.13 0.40.30.25 2.8 3.05 e e e E c H E H D D M D M E A F A1 A2 L y Recommended Mount Pad Detail F 100 x – – 0.13 b x M MMP QFP80-P-1414-0.65 1.11 Weight(g)JEDEC CodeEIAJ Package Code Lead Material Alloy 42 80P6S-A Plastic 80pin 14✕ 14mm body QFP 0.1 0.2 Symbol Min Nom Max A b c D E H E L y Dimension in Millimeters H D 0.35 ––I2 1.3 ––M D 14.6 ––M E 14.6 10°0° 0.1 1.4 0.80.60.4 17.116.816.5 17.116.816.5 0.65 14.214.013.8 14.214.013.8 0.20.150.13 0.40.30.25 2.8 3.05 e e e E c H E 80 61 H D D M D M E A F A1 A2 Ly Recommended Mount Pad Detail F x –– 0.13 b x M MMP

Package DimensionsM16C/62 Group (M16C/62P, M16C/62PT) 48fo3002,70.voN01.2.veR page 84 M D l2 b2 M E e Recommended Mount Pad Lp 0.45 0.6 0.25 0.75 0.08 x y b x M Lp LQFP128-P-1420-0.50 – Weight(g) JEDEC CodeEIAJ Package Code Lead Material Cu Alloy 128P6Q-A Plastic 128pin 14✕ 20mm body LQFP 1.5 0.125 1.4 0.2 Symbol Min Nom Max A b c D E H E L y Dimension in Millimeters H D 0.225 –1.0I2 – ––M D 14.4 ––M E 20.4 8°0° 0.1 1.0 0.650.50.35 22.222.021.8 16.216.015.8 0.5 20.120.019.9 14.114.013.9 0.1750.1250.105 0.270.220.17 1.4 0.05 1.7 e e E c H E 39 64 H D D A F A1 A2 L Detail F 128 103 102 MMP LQFP100-P-1414-0.50 Weight(g) – 0.63 JEDEC CodeEIAJ Package Code Lead Material Cu Alloy 100P6Q-A Plastic 100pin 14✕ 14mm body LQFP 0.1 0.2 Symbol Min Nom Max A b c D E H E L y Dimension in Millimeters H D 0.225 ––I2 0.9 ––M D 14.4 ––M E 14.4 10°0° 0.1 1.0 0.70.50.3 16.216.015.8 16.216.015.8 0.5 14.114.013.9 14.114.013.9 0.1750.1250.105 0.280.180.13 1.4 1.7 e e E H E 5026 H D D A F y 100 Lp 0.45 0.6 0.25 0.75 0.08 x b x M A1 A2 L Detail F Lp c M D l2 b2 M E e Recommended Mount Pad MMP

REVISION HISTORY

Rev. Date Description Page Summary A-1 M16C/62 Group (M16C/62P, M16C/62PT) Data Sheet

1.10 May/28/Y03

(Continued) 2.00 Oct./29/Y03 Table 1.1.1 is partly revised. SFR is partly revised. “Note 1” is partly revised. Table 1.5.3 is partly revised. Table 1.5.5 is partly revised. Table 1.5.6 is added. Table 1.5.9 is partly revised. Notes 1 and 2 in Table 1.5.26 is partly revised. Notes 1 in Table 1.5.27 is partly revised. Note 3 is added to “Data output hold time (refers to BCLK)” in Table 1.5.26 and 1.5.27. Note 4 is added to “th(ALE-AD)” in Table 1.5.28. Switching Characteristics is partly revised. th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.9 to 1.5.10 is partly revised. Note 2 is added to Table 1.5.29. Notes 1 and 2 in Table 1.5.45 is partly revised. Notes 1 in Table 1.5.46 is partly revised. Note 3 is added to “Data output hold time (refers to BCLK)” in Table 1.5.45 and 1.5.46. Note 4 is added to “th(ALE-AD)” in Table 1.5.47. Switching Characteristics is partly revised. th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.19 to 1.5.20 is partly revised. Since high reliability version is added, a group name is revised. M16C/62 Group (M16C/62P) Æ M16C/62 Group (M16C/62P, M16C/62PT) Table 1.1 to 1.3 are revised. Note 3 is partly revised. Figure 1.2 Note5 is deleted. Table 1.4 to 1.7 Product List is partly revised. Table 1.8 and Figure 1.4 are added. Figure 1.5 to 1.9 ZP is added. Table 1.10 and 1.12 ZP is added to timer A. Table 1.11 and 1.13 VCC1 is added to VREF. Table 5.1 is revised. Table 5.2 and 5.3 are revised. Table 5.4 A-D Conversion Characteristics is revised. Table 5.5 D-A Conversion Characteristics revised. Table 5.11 is revised. Table 5.14 and 5.33 HLDA output deley time is deleted. Figure 5.1 is partly revised. Table 5.27 to 5.29 and table 5.46 to 48 HLDA output deley time is added. Figure 5.2 Timing Diagram (1) X IN input is added. 4-5 14-19 30-31 30-32 36-39 40-41 47-48 47-49 53-56 57-58 2-4 7-9 12-15 17,19 18,20 31-32 34,74 38,55 41-43, 58-60

Keep safety first in your circuit designs! 1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer’s application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party. 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party’s rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan http://www.renesas.com © 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.

Product Information

M16C/62 specifications and overview.

Summary

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Description

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Source title M16C/62 Datasheet(PDF) - Renesas Technology Corp

Related Parts

More parts from the same family.

Browse manufacturer