LTM-8328PKR-04 LITEON | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 6
Technical content
/G01 /G01 /G02/G03/G04/G05/G06/G07/G08/G01/G05/G02/G05/G09/G04/G0A/G07/G08/G03/G09/G0B/G0C/G01/G03/G08/G09/G0D /G01 /G02 /G03 /G04 /G05 /G02 /G06 /G07 /G08/G08/G03 /G09 /G08/G08/G0A /G0B /G06 /G05 /G0C /G0D /G0E /G08 /G0D /G0E /G0F /G07 /G01/G02/G03/G04/G05/G06/G07/G08/G09/G05/G0A/G04/G0B/G0C/G0D/G0E/G0F/G0D/G01/G10/G03/G0C/G11/G12 /G01/G02/G13/G14/G09/G05/G05/G05/G05/G15/G05/G05/G05/G16/G17/G05/G05/G05/G18 /G19/G06/G1A/G0C/G07/G1B/G0C/G1C/G15/G0E/G15/G1D/G02/G12
FEATURES
/G1E/G010.3 INCH (7.62 mm ) DIGIT HEIGHT. /G1E/G01FOUR-DIGIT,RIGHT HAND DECIMAL. /G1E/G01WIDE SUPPLY VOLTAGE OPERATION. /G1E/G01SERIAL DATA INPUT. /G1E/G01CONSTANT CURRENT DRIVERS. /G1E/G01CONTINUOUS BRIGHTNESS CONTROL. /G1E/G01OUTPUT AVAILABLE FOR TWO EXTERNAL LEDS. /G1E/G01WIDE VIEWING ANGLE. /G1E/G01TTL COMPATIBLE.
DESCRIPTION
The LTM-8328PKR-04 is a 0.3 inch (7.62mm) digit display. It has a built-in M5450 MOS IC that contains serial data input and 35 bit shift control. The MOS IC produced with N-channel silicon gate technology. This device utilizes bright red LED chips, which are made from GaP on a transparent GaP substrate. Have black face with diffusion tape. DEVICE PART NO DESCRIPTION Bright red LTM-8328PKR-04 FOUR DIGIT R.H.D.P, WITH I.C DRIVER
/G01 /G01 /G02/G03/G04/G05/G06/G07/G08/G01/G05/G02/G05/G09/G04/G0A/G07/G08/G03/G09/G0B/G0C/G01/G03/G08/G09/G0D /G01 /G02 /G03 /G04 /G05 /G02 /G06 /G07 /G08/G08/G03 /G09 /G08/G08/G0A /G0B /G06 /G05 /G0C /G0D /G0E /G08 /G0D /G0E /G0F /G07 /G01/G02/G03/G04/G05/G06/G07/G08/G09/G05/G0A/G04/G0B/G0C/G0D/G0E/G0F/G0D/G01/G10/G03/G0C/G11/G12 /G01/G02/G13/G14/G09/G05/G05/G05/G05/G0F/G05/G05/G05/G16/G17/G05/G05/G05/G18 /G19/G06/G1A/G0C/G07/G1B/G0C/G1C/G15/G0E/G15/G1D/G02/G12 PACKAGE DIMENSIONS NOTES: All dimensions are in millimeters. Tolerances are ± 0.25mm(0.01“) unless otherwise noted. PIN CONNECTION NO. CONNECTION NO. CONNECTION 1E X T L E D 16 V DD
2 EXT LED2 7 DIMMER
3 DATA ENABLE 8 GND
4 DATA SERIAL 9 VLED
/G01 /G01 /G02/G03/G04/G05/G06/G07/G08/G01/G05/G02/G05/G09/G04/G0A/G07/G08/G03/G09/G0B/G0C/G01/G03/G08/G09/G0D /G01 /G02 /G03 /G04 /G05 /G02 /G06 /G07 /G08/G08/G03 /G09 /G08/G08/G0A /G0B /G06 /G05 /G0C /G0D /G0E /G08 /G0D /G0E /G0F /G07 /G01/G02/G03/G04/G05/G06/G07/G08/G09/G05/G0A/G04/G0B/G0C/G0D/G0E/G0F/G0D/G01/G10/G03/G0C/G11/G12 /G01/G02/G13/G14/G09/G05/G05/G05/G05/G0E/G05/G05/G05/G16/G17/G05/G05/G05/G18 /G19/G06/G1A/G0C/G07/G1B/G0C/G1C/G15/G0E/G15/G1D/G02/G12 /G10/G11/G12/G13/G14/G11/G15/G0A/G08/G16/G10/G14/G16/G17/G10/G12/G08/G18/G10/G15/G19/G14/G15/G1A SERIAL DATA INPUT SEQUENCE BIT DIGIT SEGMENT BIT DIGIT SEGMENT
11 A 1 83 B
21 B 1 93 C
31 C 2 03 D
41 D 2 13 E
51 E 2 23 F
61 F 2 33 G
71 G 2 43 D P
81 D P2 54 A
92 A 2 64 B
/G01 /G01 /G02/G03/G04/G05/G06/G07/G08/G01/G05/G02/G05/G09/G04/G0A/G07/G08/G03/G09/G0B/G0C/G01/G03/G08/G09/G0D /G01 /G02 /G03 /G04 /G05 /G02 /G06 /G07 /G08/G08/G03 /G09 /G08/G08/G0A /G0B /G06 /G05 /G0C /G0D /G0E /G08 /G0D /G0E /G0F /G07 /G01/G02/G03/G04/G05/G06/G07/G08/G09/G05/G0A/G04/G0B/G0C/G0D/G0E/G0F/G0D/G01/G10/G03/G0C/G11/G12 /G01/G02/G13/G14/G09/G05/G05/G05/G05/G12/G05/G05/G05/G16/G17/G05/G05/G05/G18 /G19/G06/G1A/G0C/G07/G1B/G0C/G1C/G15/G0E/G15/G1D/G02/G12 ABSOLUTE MAXIMUM RATING AT TA=25oC PARAMETER SYMBOL MIN. MAX. UNIT Supply Voltage V DD -0.3 12 V Input Voltage V I -0.3 12 V Off State Output Voltage V O(off) 12 V LED Supply Voltage V LED 2.8 3.5 V Power Dissipation of IC P D(IC) 335 mW Supply Current I DD 8.5 mA Operating Temperature Range TOP -20 +60 0C Storage Temperature Range Tstg -20 +60 0C Solder Temperature:/G01/G01 /G02 inch Below Seating Plane for 3 Seconds at 2600C NOTE:1.All Voltages are with respect to VSS(GND). 2.Power dissipation of IC is given by P D =( VLED - VF) • (IF) • (NO. of Segments) * VF is LED forward voltage. RECOMMENDED OPERATING CONDITION AT TA=25oC PARAMETER SYMBOL MIN. TYP. MAX. UNIT TEST CONDITION Supply Voltage V DD 4.75 11 V Input Voltage Logical “0” Level Logical “1” Level Logical “1” Level V I -0.3 2.2 VDD-2 0.8 VDD VDD V V V ±10uA Input Bias 4.75V< V DD<5.25V V DD > 5.25V Brightness Input Current I B 00 . 7 5 m A Brightness Input Voltage V B 3 4.3 V Input Current =750uA Off State Voltage VO(off) 11 V Ouput Sink Current Segment Off Segment On Input Clock Frequency F CLOCK 0 0.5 uA mA mA MHZ IB=0uA IB=100uA IB=200uA Ouput Matching I O ±20 %
/G01 /G01 /G02/G03/G04/G05/G06/G07/G08/G01/G05/G02/G05/G09/G04/G0A/G07/G08/G03/G09/G0B/G0C/G01/G03/G08/G09/G0D /G01 /G02 /G03 /G04 /G05 /G02 /G06 /G07 /G08/G08/G03 /G09 /G08/G08/G0A /G0B /G06 /G05 /G0C /G0D /G0E /G08 /G0D /G0E /G0F /G07 /G01/G02/G03/G04/G05/G06/G07/G08/G09/G05/G0A/G04/G0B/G0C/G0D/G0E/G0F/G0D/G01/G10/G03/G0C/G11/G12 /G01/G02/G13/G14/G09/G05/G05/G05/G05/G1F/G05/G05/G05/G16/G17/G05/G05/G05/G18 /G19/G06/G1A/G0C/G07/G1B/G0C/G1C/G15/G0E/G15/G1D/G02/G12 ELECTRICAL OPTICAL CHARACTERISTICS AT TA=25oC PARAMETER SYMBOL MIN. TYP. MAX. UNIT TEST CONDITION Average Luminous Intensity Iv 79 155 ucd I B=0.4mA Peak Emission Wavelength /G20p 697 nm I B=0.4mA Spectral Line Half-Width /G21/G20 90 nm I B=0.4mA Dominant Wavelength /G20d 638 nm I F=20mA Luminous Intensity Matching Ratio Iv-m 2:1 I B=0.4mA FUNCTIONAL DESCRIPTION Serial data transfer from the data source to the display driver is accomplished with 2 signals serial data and clock. Using a format of a leading “1” following by the 35 data bits allows data transfer without an additional load signal. The 35 data bits are latched after the th bit is completed, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Brightness of display is determined by control the 0utput current of LED display. A 1nF capacitor should be connected to brightness control, Pin 7 to prevent possible oscillations. The output current is typically 25 times greater than the current into Pin 7 which is set by an external variable resistor. There is an internal limiting resistor of 400Ω nominal value. Figure 1 shows the input data format. A start bit of logical “1” proceed the 35 bits of data. At the 36 th clock, a LOAD signal is generated synchronously with the high state of the clock, which loads the 35 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for portion of the first register, thus allowing continuous operation. There must be a complete set of 36 clocks or the shift registers won’t clear. When power is first applied to the chip an internal power ON reset signal is generated which reset all registers and all latched. The ATART bit and first clock return the chip on its normal operation. Bit 1 is the first following the start bit and it will appear on the Figure 2 shows the timing relationship between data clock, and DATA ENABLE. A maximum clock frequency of 0.5 MHz is assumed.
/G01 /G01 /G02/G03/G04/G05/G06/G07/G08/G01/G05/G02/G05/G09/G04/G0A/G07/G08/G03/G09/G0B/G0C/G01/G03/G08/G09/G0D /G01 /G02 /G03 /G04 /G05 /G02 /G06 /G07 /G08/G08/G03 /G09 /G08/G08/G0A /G0B /G06 /G05 /G0C /G0D /G0E /G08 /G0D /G0E /G0F /G07 /G01/G02/G03/G04/G05/G06/G07/G08/G09/G05/G0A/G04/G0B/G0C/G0D/G0E/G0F/G0D/G01/G10/G03/G0C/G11/G12 /G01/G02/G13/G14/G09/G05/G05/G05/G05/G18/G05/G05/G05/G16/G17/G05/G05/G05/G18 /G19/G06/G1A/G0C/G07/G1B/G0C/G1C/G15/G0E/G15/G1D/G02/G12 FIGURE.1 Input Data Format FIGURE.2 Timing Relationship