KS88C4708

KS88C4708 SAMSUNG | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 26

Technical content

KS88C4708/C4716/P4716 (P reliminary S pec ) PRODUCT OVERVIEW 1 - 1

1 PRODUCT OVERVIEW

Samsung's new SAM87RC family of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. Timer/counters with selectable operating modes are included to support real-time operations. Many SAM87RC microcontrollers have an external interface that provides access to external memory and other peripheral devices. A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors. Fast interrupt processing (within a minimum six CPU clocks) can be assigned to one interrupt level at a time. KS88C4708/C4716 MICROCONTROLLER The KS88C4708/C4716 single-chip 8-bit microcontroller is designed for useful 10-bit resolution A/D converter, UART, PWM application field. Its powerful SAM87RC CPU architecture includes . The internal register file is logically expanded to increase the on-chip register space. The KS88C4708/C4716 has 8/16 K bytes of on-chip program ROM. Following Samsung's modular design approach, the following peripherals are integrated with the SAM87RC core: — Large number of programmable I/O ports ( 42 SDIP: 34 pins, 44 QFP: 36 pins ) — One asynchronous UART module — Analog-to-digital converter with eight input channels and 10 -bit resolution — One 8-bit basic timer for watchdog function — One 8-bit timer/counter with three operating modes ( T imer 0) — One general-purpose 16-bit timer/counters with three operating modes (Timer 1) The KS88C4708/C4716 is a versatile general-purpose microcontroller that is ideal for use in a wide range of electronics applications requiring complex timer/counter, PWM, capture, and UART. It is available in a 4 2 - pin SDIP or 44-pin QFP package. OTP The KS88P4716 is an OTP (One Time Programmable) version of the KS88C4708/C4716 microcontroller. The KS88P4716 microcontroller has an on-chip 16-Kbyte one-time-programmable EPROM instead of a masked ROM. The KS88P4716 is comparable to the KS88C4708/C4716, both in function in D.C. electrical characteristics and in pin configuration.

PRODUCT OVERVIEW KS88C4708/C4716/P4716 (P reliminary S pec ) 1 - 2

FEATURES

• SAM87RC CPU core Memory
• 272 -byte general purpose register area
• 8/16 -Kbyte internal program memory Instruction Set
• 79 instructions
• IDLE and STOP instructions added for power-down modes Instruction Execution Time
• 333 ns at 12 MHz f OSC (minimum) Interrupts
• 14 interrupt sources and 14 vectors
• Eight interrupt levels
• Fast interrupt processing General I/O
• Five I/O ports (total 36 pins)
• Four bit-programmable ports
• Two n-channel open-drain output port Timer/Counters
• One 8-bit basic timer for watchdog function
• One 8-bit timer/counter with three operating modes (timer 0)
• One 16 - bit general-purpose timer/counters with three operation modes (timer 1) UART
• One UART module
• Full duplex serial I/O interface with three UART modes A/D Converter
• Eight analog input pins
• 10 -bit conversion resolution
• 2 0 µs conversion time ( 10 MHz CPU clock) Buzzer Frequency Output
• 200 Hz to 20 kHz signal can be generated Oscillator Frequency
• 1 MHz to 12 MHz external crystal oscillator
• Maximum 12 MHz CPU clock Operating Temperature Range
• – 4 0 °C to + 85 °C Operating Voltage Range
• 1.8 V to 5.5 V Package Types
• 42 -pin SDIP, 4 4-pin QFP

KS88C4708/C4716/P4716 (P reliminary S pec ) PRODUCT OVERVIEW 1 - 3 BLOCK DIAGRAM Basic Timer P1.3/BUZ P1.5/TxD P1.4/RxD ADC0-ADC7 T1(CAP) T1(PWM) T0(CAP) T0(PWM) X OUT X IN OSC BUZ UART ADC Timer 1 Timer 0 P1.0-P1.5 T0, T1CK, T1, BUZ, RxD, TxD Port 0 P0.0-P0.7 Port I/O and Interrupt Control 8/16-Kbyte ROM 272-byte Register File SAM87RC CPU Port 1 Port 2 P2.0-P2.7 INT0-INT7 Port 3 P3.0-P3.7 ADC0-ADC7 Port 4 P4.0-P4.3 P4.4-P4.5 Figure 1-1 . Block Diagram

PRODUCT OVERVIEW KS88C4708/C4716/P4716 (P reliminary S pec ) 1 - 4 PIN ASSIGNMENTS P0.7 P0.6 P0.5 P0.4 P0.3 P0.2 P0.1 P0.0 P4.3 P4.2 V DD V SS X OUT X IN TEST P4.1 P4.0 RESET P2.0/INT0 P2.1/INT1 P2.2/INT2 KS88C4708 KS88C4716 (42-SDIP-600) P1.0/T0 P1.1/T1CK P1.2/T1 P1.3/BUZ P1.4/RxD P1.5/TxD P3.7/ADC7 P3.6/ADC6 P3.5/ADC5 P3.4/ADC4 P3.3/ADC3 P3.2/ADC2 P3.1/ADC1 P3.0/ADC0 AV SS AV REF P2.7/INT7 P2.6/INT6 P2.5/INT5 P2.4/INT4 P2.3/INT3 Figure 1-2 . Pin Assignment Diagram ( 42 -Pin SDIP Package)

KS88C4708/C4716/P4716 (P reliminary S pec ) PRODUCT OVERVIEW 1 - 5 P0.1 P0.0 P4.3 P4.2 V DD V SS X OUT X IN TEST P4.1 P4.0 KS88C4708 KS88C4716 (44-QFP-1010) P4.4 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P1.0/T0(CAP/PWM) P1.1/T1CK P1.2/T1(CAP/PWM) P1.3/BUZ P1.4/RxD P1.5/TxD P3.7/ADC7 P3.6/ADC6 P3.5/ADC5 P3.4/ADC4 P3.3/ADC3 P3.2/ADC2 P3.1/ADC1 P3.0/ADC0 AV SS RESET P2.0/INT0 P2.1/INT1 P2.2/INT2 P2.3/INT3 P2.4/INT4 P2.5/INT5 P2.6/INT6 P2.7/INT7 P4.5 AV REF Figure 1-3 . Pin Assignment Diagram ( 4 4-Pin QFP Package)

PRODUCT OVERVIEW KS88C4708/C4716/P4716 (P reliminary S pec ) 1 - 6 Table 1- 1. KS88C4708/C4716 Pin Descriptions Pin Name Pin Type Pin Description Circuit Number Pin Number Share Pins P0.0–P0.7 I/O Nibble-programmable I/O port for Schmitt trigger input or push-pull, open-drain output. Pull-up resistors are assignable by software. E 8-1 (2-1, 43-38) P1.0–P1. 5 I/O Bit-programmable I/O port for Schmitt trigger input or push-pull output. Pull-up resistors are assignable by software. Port 1 pin can also by used as alternative function (T0, T1CK, T1, BUZ, RxD, TxD) D 42-37 (37-32) T0, T1CK, T1, BUZ, RxD, TxD P2.0–P2. 7 I/O Bit-programmable I/O port for Schmitt trigger input or push-pull output. Pull-up resistors are assignable by software. Port 2 pins can also be used as external interrupt. D 19-26 (13-20) INT0- INT7 P3.0–P3.7 I/O Bit-programmable I/O port for Schmitt trigger input or push-pull output. Pull-up resistors are assignable by software. Port 3 pins can also be used as A/D converter by software. F 29-36 (24-31) ADC0- ADC7 P4.0–P4.3 I/O Bit-programmable I/O port for Schmitt trigger input or push-pull, open-drain output. Pull-up resistors are assingable by software. E 17-16, 10-9 (11-10, 4-3) P4.4–P4.5 O Push-pull output only C (44, 21) – X IN, X OUT – Crystal or ceramic oscillator signal for system clock. – 14, 13 (8, 7) RESET I System reset signal input pin. B 18 (12) – TEST I Test signal input pin (for factory use only; muse be connected to V SS ) – 15 (9) – AV REF, AV SS – A/D converter reference voltage input and ground – 27, 28 (22, 23) V DD, V SS – Voltage input pin and ground – 11, 12 (5, 6) T0 I/O Timer 0 capture input or PWM output pin D 42 (37) P1.0 T1CK I Timer 1 external clock input pin D 41 (36) P1.1 T1 I/O Timer 1 capture input or PWM output pin D 40 (35) P1.2 BUZ O 200 Hz-20 KHz frequency output for buzzer sound D 39 (34) P1.3 RxD I/O UART receive and transmit input or output D 38 (33) P1.4 TxD O UART transmit output D 37 (32) P1.5 INT0-INT7 I External interrupt input E 19-26 (13-20) P2.0-P2.7 ADC0- ADC7 I A/D converter input F 29-36 (24-31) P3.0-P3.7 NOTE : Pin numbers shown in parentheses " ( ) " are for the 44 -pin QFP package.

KS88C4708/C4716/P4716 (P reliminary S pec ) ELECTRICAL DATA 14- 1 1 4 ELECTRICAL DATA OVERVIEW In this chapter , KS88C4708/C4716 electrical characteristics are presented in tables and graphs. The information is arranged in the following order: — Absolute maximum ratings — Input/output capacitance — D.C. electrical characteristics — A.C. electrical characteristics — Oscillation characteristics — Oscillation stabilization time — Data retention supply voltage in stop mode — UART timing characteristics in mode 0 — A/D converter electrical characteristics

ELECTRICAL DATA KS88C4708/C4716/P47 16 (P reliminary S pec ) 14- 2 Table 14- 1. Absolute Maximum Ratings (T A = 25 °C) Parameter Symbol Conditions Rating Unit Supply Voltage V DD – – 0.3 to + 6.5 V Input Voltage V I All ports – 0.3 to V DD + 10 V Output Voltage V O All output ports – 0.3 to V DD + 0.3 V Output Current High I OH One I/O pin active – 18 mA All I/O pins active – 60 Output Current Low I OL One I/O pin active + 30 mA Total pin current for ports 1 , 2 , and 3 + 100 Total pin current for ports 0 and 4 + 200 Operating Temperature T A – – 40 to + 85 °C Storage Temperature T STG – – 65 to + 150 °C

KS88C4708/C4716/P4716 (P reliminary S pec ) ELECTRICAL DATA 14- 3 Table 14- 2. D.C. Electrical Characteristics (T A = − 40 °C to + 85 °C , V DD = 1.8 V to 5.5 V) Parameter Symbol Test Conditions Min Typ Max Unit Input High Voltage V IH1 Ports 0, 1, 2, 3 ,4 and RESET V DD = 2.7 to 5.5 V 0.8 V DD – V DD V V IH3 X IN, and X OUT V DD –0.1 Input Low Voltage V IL1 Ports 0, 1, 2, 3, 4 and RESET V DD = 2.7 to 5.5 V – – 0.2 V DD V V IL3 X IN and X OUT 0.1 Output High V OH I OH = – 1 mA V DD = 4.5 to 5.5 V V DD – 1.0 – – Voltage Ports 0, 1, 2, 3, 4 Output Low Voltage V OL1 IOL = 15 mA V DD = 4.5 to 5.5 V – 0.4 2.0 V Port 0, and 4 V OL2 IOL = 4 mA V DD = 4.5 to 5.5 V 0.4 2.0 V Ports 1, 2, and 3 Input High Leakage Current ILIH1 All input pins except ILIH2 and RESET V IN = V DD – – 1 uA ILIH2 X IN, and X OUT V IN = V DD 20 Input Low Leakage Current ILIL1 All input pins except ILIL2 V IN = 0 V – – – 1 uA ILIL2 X IN, and X OUT V IN = 0 V – 20 Output High Leakage Current ILOH All output pins V OUT = V DD – – 2 uA Output Low Leakage Current ILOL All output pins V OUT = 0 V – – – 2 uA Pull-up Resistor R P1 V IN = 0 V, Ports 0-4 V DD = 5 V 30 47 70 K Ω R P1 RESET V DD = 5 V 100 200 350 Supply Current IDD1 RUM mode

12 MHz CPU clock

V DD = 4.5 to 5.5 V – 10 20 mA 3 MHz CPU clock V DD = 1.8 to 2.2 V 1.1 3 IDD2 Idle mode V DD = 4.5 to 5.5 V – 4 8 3 MHz CPU clock V DD = 1.8 to 2.2 V 0.6 1.5 IDD3 Stop mode V DD = 4.5 to 5.5 V – 0.1 5 uA V DD = 1.8 to 2.2 V 0.1 3

ELECTRICAL DATA KS88C4708/C4716/P47 16 (P reliminary S pec ) 14- 4 Table 14-3 . A.C. Electrical Characteristics (T A = − 40 °C to + 85 °C , V DD = 4.5 V to 5.5 V) Parameter Symbol Conditions Min Typ Max Unit Interrupt Input High, Low Width tINTH , tINTL Ports 2 V DD = 5 V ± 10 % – 20 0 – ns Input Low Width tRSL Input V DD = 5 V ± 10 % – 1 – µs tINTHtINTL

0.8 V DD

0.2 V DD

Figure 14- 1. Input Timing Measurement Points

KS88C4708/C4716/P4716 (P reliminary S pec ) ELECTRICAL DATA 14- 5 Table 14-4 . Oscillation Characteristics Oscillator Clock Circuit Test Condition Min Typ Max Unit Main Crystal or V DD = 4.5 V to 5.5 V 1 – 12 MHz Ceramic V DD = 2.7 V to 4.5 V 8 X IN C1 C2 X OUT V DD = 1.8 V to 2.7 V 3 External Clock V DD = 4.5 V to 5.5 V 1 – 12 MHz (Main System) V DD = 2.7 V to 4.5 V 8 X IN X OUT V DD = 1.8 V to 2.7 V 3

ELECTRICAL DATA KS88C4708/C4716/P47 16 (P reliminary S pec ) 14- 6 CPU Clock 2 kHz Main Oscillator Frequency (Divided by 4) 1 2 3 4 5 6 7 Supply Voltage (V) CPU clock = 1/n x oscillator frequency (n = 4, 8 or 64) 4 kHz 6 kHz 8 kHz 10 kHz 12 kHz 1.8 V 2.7 V Figure 14-2. Operating Voltage Range Table 14- 5. Oscillation Stabilization Time (T A = – 4 0 °C + 85 °C, V DD = 1.8 V to 5.5 V) Oscillator Test Condition Min Typ Max Unit Main Crystal fOSC > 1.0 kHz; – – 20 ms Main Ceramic Oscillation stabilization occurs when V DD is equal to the minimum oscillator voltage range. – – 10 ms External Clock (Main System) X IN input High and Low width (t XH , t XL ) 25 – 500 ns Oscillator tWAIT when released by a reset (1) – 2 1 6 /f OSC – ms Stabilization Wait Time tWAIT when released by an interrupt (2) – – – ms NOTES: 1. fOSC is the oscillator frequency. 2. The duration of the oscillator stabilization wait time, t WAIT , when it is released by an interrupt is determined by the settings in the basic timer control register, BTCON.

KS88C4708/C4716/P4716 (P reliminary S pec ) ELECTRICAL DATA 14- 7 Table 1 4-6 . UART Timing Characteristics in Mode 0 (10 MHz) (T A = – 40 °C to + 85 °C, V DD = 1.8 V to 5.5 V, Load capacitance = 80 pF) Parameter Symbol Min Typ Max Unit Serial port clock cycle time tSCK 500 tCPU × 6 700 ns Output data setup to clock rising edge tS1 300 tCPU × 5 – Clock rising edge to input data valid tS2 – – 300 Output data hold after clock rising edge tH1 tCPU – 50 tCPU – Input data hold after clock rising edge tH2 0 – – Serial port clock High, Low level width tHIGH, t LOW 200 tCPU × 3 400 NOTES : 1. All timings are in nanoseconds ( ns) and assume a 10-MHz CPU clock frequency. 2. The unit t CPU means one CPU clock period. tHIGH Figure 14-3 . Waveform for UART Timing Characteristics

ELECTRICAL DATA KS88C4708/C4716/P47 16 (P reliminary S pec ) 14- 8 NOTE:The symbols shown in this diagram are defined as follows: tSCKSerial port clock cycle time tS1Output data setup to clock rising edge tS2Clock rising edge to input data valid tH1Output data hold after clock rising edge tH2Input data hold after clock rising edge DATA OUTD0D1D2D3D4D5D6D7 tSCK SHIFT CLOCK tS1 tH1 DATA IN tS2tH2 VALIDVALIDVALIDVALIDVALIDVALIDVALIDVALID Figure 14-4 . A.C. Timing Waveform for the UART Module

ELECTRICAL DATA KS88C4708/C4716/P47 16 (P reliminary S pec ) 14- 10 Table 14-8. A/D Converter Electrical Characteristics (T A = – 40 °C to + 85 °C , V DD = 2.7 V to 5.5 V, V SS = 0 V ) Parameter Symbol Test Conditions Min Typ Max Unit Total accuracy – V DD = 5.12 V – – ± 3 LSB Integral linearity error ILE CPU clock = 8 MHz AV REF = 5.12 V – ± 2 Differential linearity error DLE AV SS = 0 V – ± 1 Offset error of top EOT ± 1 ± 3 Offset error of bottom EOB ± 1 ± 2 Conversion time (1) tCON fOSC = 10 MHz (3) 20 – – µs Analog input voltage V IAN – AV SS – AV REF V Analog input impedance R AN – 2 – – M Ω ADC reference voltage AV REF – 2.5 – V DD V ADC reference ground AV SS – V SS – V SS + 0.3 V Analog input current IADIN AV CC = V CC = 5 V – – 10 µA Analog block current (2) IADC AV CC = V CC = 5 V – 1 3 mA AV CC = V CC = 3 V 0.5 1.5 AV CC = V CC = 5 V power down mode 100 500 nA NOTES: 1. "Conversion time" is the time required from the moment a conversion operation starts until it ends. 2. IADC is operating current during A/D conversion. 3. fOSC is the main oscillator clock.

KS88C4708/C4716/P4716 (P reliminary S pec ) ELECTRICAL DATA 14- 11 11 1111 1111 11 1111 1110 11 1111 1101 V (K-1) 00 0000 0010 00 0000 0001 00 0000 0000 AV SS V EOB V 2 V (K) V EOT AV REF Analog Input Digital Output 1LSB = (V EOT -V EOB )/1022 DLE(K) = {(V (K) -V (K-1) )-1LSB}/1LSB ILE(K) = {V (K) -(1LSB x K + V EOB )}/1LSB DLE = MAX{DLE(K)} ILE = MAX{ILE(K)} Figure 14-7. Definition of DLE and ILE

ELECTRICAL DATA KS88C4708/C4716/P47 16 (P reliminary S pec ) 14- 12 NOTES

KS88C4708/C4716/P4716 (P reliminary S pec ) MECHANICAL DATA 15- 1

15 MECHANICAL DATA

This section contains the following information about the device package: — Package dimensions in millimeters — Pad diagram NOTE : Dimensions are in millimeters.

39.50 MAX

39.10 ± 0 .2 0.50 ± 0.1 1.778(1.77)

0.51 MIN

3.30 ± 0.3 3.50 ± 0.2

5.08 MAX

1.00 ± 0.1 0.25 + 0.1- 0.05 15.24 14.00 ± 0 .2 #42 #22 #21#1 Figure 15-1. 42-SDIP-600 Package Dimensions

MECHANICAL DATA KS88C4708/C4716/P47 16 (P reliminary S pec ) 15- 2 44-QFP-1010 #44 NOTE : Dimensions are in millimeters. 10.00 ± 0.2 13.20 ± 0.3 10.00 ± 0.2 13.20 ± 0.3 0.35 + 0.10 - 0.05 0.80 (1.00) 0.10 MAX0.80 ± 0.20

0.05 MIN

2.05 ± 0.10

2.30 MAX

0.15 + 0.10 - 0.05 0-8 Figure 15-2. 44-QFP-1010 Package Dimensions

KS88C4708/C4716/P4716 (P reliminary S pec ) KS88P 4716 OTP 16- 1

16 KS88P4716 OTP

The KS88P4716 single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the KS88C4708/C4716 microcontroller. It has an on-chip OTP ROM instead of a masked ROM. The EPROM is accessed by serial data format. The KS88P4716 is fully compatible with the KS88C4708/C4716, both in function in D.C. electrical characteristics and in pin configuration. Because of its simple programming requirements, the KS88P4716 is ideal as an evaluation chip for the KS88C4708/C4716. P0.7 P0.6 P0.5 P0.4 P0.3 P0.2 P0.1 P0.0 SDAT /P4.3 SCLK /P4.2 V DD /V DD V SS /V SS X OUT /X OUT X IN /X IN V PP /TEST P4.1 P4.0 RESET /RESET P2.0/INT0 P2.1/INT1 P2.2/INT2 KS88P4716 (42-SDIP-600) P1.0/T0(CAP/PWM) P1.1/T1CK P1.2/T1(CAP/PWM) P1.3/BUZ P1.4/RxD P1.5/TxD P3.7/ADC7 P3.6/ADC6 P3.5/ADC5 P3.4/ADC4 P3.3/ADC3 P3.2/ADC2 P3.1/ADC1 P3.0/ADC0 AV SS /AV SS AV REF /AV REF P2.7/INT7 P2.6/INT6 P2.5/INT5 P2.4/INT4 P2.3/INT3 NOTE: The bolds indicate an OTP pin name. Figure 16-1. KS88P4716 Pin Assignments (42-SDIP Package)

KS88P4716 OTP KS88C4708/C4716/P4716 (P reliminary S pec ) 16- 2 P0.1 P0.0 SDAT /P4.3 SCLK /P4.2 V DD /V DD V SS /V SS X OUT /X OUT X IN /X IN V PP /TEST P4.1 P4.0 KS88P4716 (44-QFP-1010) P4.4 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P1.0/T0(CAP/PWM) P1.1/T1CK P1.2/T1(CAP/PWM) P1.3/BUZ P1.4/RxD P1.5/TxD P3.7/ADC7 P3.6/ADC6 P3.5/ADC5 P3.4/ADC4 P3.3/ADC3 P3.2/ADC2 P3.1/ADC1 P3.0/ADC0 AV SS /AV SS RESET /RESET P2.0/INT0 P2.1/INT1 P2.2/INT2 P2.3/INT3 P2.4/INT4 P2.5/INT5 P2.6/INT6 P2.7/INT7 P4.5 AV REF NOTE: The bolds indicate an OTP pin name. Figure 16-2. KS88P4716 Pin Assignments (44-QFP Package)

KS88C4708/C4716/P4716 (P reliminary S pec ) KS88P 4716 OTP 16- 3 Table 16-1. Descriptions of Pins Used to Read/Write the EPROM Main Chip During Programming Pin Name Pin Name Pin No. I/O Function P4.3 SDAT 9(3) I/O Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port. P4.2 SCLK 10(4) I Serial clock pin. Input only pin. TEST V PP 14(16) I Power supply pin for EPROM cell writing (indicates that OTP enters into the writing mode). When 12.5 V is applied, OTP is in writing mode and when 5 V is aplied, OTP is in reading mode. (Option) RESET RESET 18(12) I Chip Initialization V DD /V SS V DD /V SS 11(5)/12(6) – Logic power supply pin. V DD should be tied to +5 V during programming. NOTE: ( ) means 44 QFP package. Table 16-2. Comparison of KS88P4716 and KS88C4708/C4716 Features Characteristic KS88P4716 KS88C4708/C4716 Program Memory 16-Kbyte EPROM 8/16-Kbyte mask ROM Operating Voltage (V DD ) 1.8 V to 5.5 V 1.8 V to 5.5 V OTP Programming Mode V DD = 5 V, V PP (EA) = 12.5 V Pin Configuration 42 SDIP/44 QFP 42 SDIP/44 QFP EPROM Programmability User Program 1 time Programmed at the factory OPERATING MODE CHARACTERISTICS When 12.5 V is supplied to the V PP (TEST) pin of the KS88P4716, the EPROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 16-3 below. Table 16-3. Operating Mode Selection Criteria V DD V PP (TEST) REG/ MEM ADDRESS (A15–A0) R/ W MODE

5 V 5 V 0 0000H 1 EPROM read

12.5 V 0 0000H 0 EPROM program

12.5 V 0 0000H 1 EPROM verify

12.5 V 1 0E3FH 0 EPROM read protection

NOTE : "0" means Low level; "1" means High level.

KS88P4716 OTP KS88C4708/C4716/P4716 (P reliminary S pec ) 16- 4 NOTES