IP1524B SEME-LAB | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 7

Technical content

FEATURES

  • Pin Compatible with IP1524 Series
  • 7 to 40 volt operation
  • 5 volt reference trimmed to ±1%
  • Undervoltage lockout
  • Excellent external sync capability
  • Wide current limit common mode range
  • +5 Volt error amplifier common mode
  • PWM data latch
  • Full double-pulse suppression logic
  • 50ns shutdown function
  • Dual 200mA, 60V output transistors
  • Fully specified over temperature +V IN Input Voltage Collector Voltage Logic Inputs Current Limit Sense Inputs Oscillator Charging Current P D Power Dissipation T A = 25°C Derate @ TA > 50°C PD Power Dissipation T C = 25°C Derate @ TC > 25°C TJ Operating Junction Temperature TSTG Storage Temperature Range TL Lead Temperature (soldering, 10 seconds) +40V +60V –0.3 to +5.5V –0.3 to +VIN 5mA 10mW/°C 16mW/°C See Ordering Information –65 to +150°C +300°C ABSOLUTE MAXIMUM RATINGS (Tcase = 25°C unless otherwise stated) TOP VIEW J Package – 16 Pin Ceramic DIP N Package – 16 Pin Plastic DIP D Package – 16 Pin Plastic (300) SOIC INV. INPUT N. I. INPUT OSC. OUTPUT +C.L. SENSE –C.L. SENSE R T C T GROUND VREF VIN EB CB CA EA SHUTDOWN COMPENSATION Part J–Pack N–Pack D–16 Temp. Number 16 Pin 16 Pin 16 Pin Range IP1524B ✔ -55 to +125°C IP2524B ✔✔✔ -25 to +85°C IP3524B ✔✔✔ 0 to +70°C Order Information Note: To order, add the package identifier to the part number. eg. IP1524BJ IP3524BD–16

E C C.L. +C.L. SENSE –C.L. SENSE INV. INPUT N.I. INPUT T T

7 OSCILLATOR

R C REFERENCE REGULATOR GND UNDER VOLTAGE LOCKOUT TO INTERNAL CIRCUITRY OSC. D S Q Q S QR Q T Q COMPENSATION SHUTDOWN PWM LATCH MEMORY F/F TOGGLE F/F PWM ERROR +VIN VREF 3 C E B B A A +7 to +40V 0 to +60V +2.3 to VREF 0 to VIN – 2.5V 0 to 200mA 0 to 20mA 25µA to 1.8mA 50Hz to 500kHz 2kΩ to 150kΩ 1nF to 0.1µF –55 to +125°C –25 to +85°C 0 to +70°C RECOMMENDED OPERATING CONDITIONS

DESCRIPTION

The IP1524B is a pulse width modulator for switching power supplies which features improved performance over industry standards like the SG1524. A direct pin-for-pin replacement for the earlier device, it combines advanced processing techniques and circuit design to provide improved reference accuracy/ and extended common mode range at the error amplifier and current limit inputs. A DC-coupled flip-flop eliminates triggering and glitch problems, and a PWM data latch prevents edge oscillations. The circuit incorporates true digital shutdown for high speed response, while an undervoltage lockout circuit prevents spurious outputs when the supply voltage is too low for stable operation. Full double-pulse suppression logic insures alternating output pulses when the shutdown pin is used for pulse-by-pulse current limiting. BLOCK DIAGRAM VIN Input Voltage Collector Voltage Error Amp Common Mode Range Current Limit Sense Common Mode Range Output Current (each transistor) Reference Load Current Oscillator Charging Current Oscillator Frequency Range R T Oscillator Timing Resistor C T Oscillator Timing Capacitor Operating Ambient Temperature Range IP1524B IP2524B IP3524B

  1. Test Conditions unless otherwise stated: VIN = 20V , IREF = 0. TJ = –55 to +125°C for IP1524B TJ = –25 to +85°C for IP2524B TJ = 0 to +70°C for IP3524B 2. RT = 2.7KΩ , CT = 0.01µF unless otherwise stated. LAB SEME IP1524B SERIES 4.3 5.2 6.5 0.1 0.3 0.6 71 0 4.90 5.00 5.10 4.85 5.15 11 5 52 5 40 75 25 70 120 39 43 47 0.1 1 80 140 400 700 3.0 4.0 0.4 0.5 1.2 3.7 4.0 0.6 1 1.1 21 0 11 0 0.1 1 4.3 5.2 6.5 0.1 0.3 0.6 71 0 4.95 5.00 5.05 4.90 5.10 11 0 51 5 40 75 25 70 120 11 0 41 43 45 0.1 1 80 140 400 700 3.0 4.0 0.4 0.5 1.2 3.7 4.0 0.6 1 1.1 0.1 5 0.1 1 IP1524B IP2524B IP3524B VIN Undervoltage Threshold Turn–on Hysteresis Operating Current Output Voltage Line Regulation Load Regulation Temperature Stability Short Circuit Current Long Term Stability Initial Accuracy Voltage Stability Temperature Stability Minimum Frequency Maximum Frequency Clock Amplitude Clock Pulse Width Sawtooth Peak Voltage Sawtooth Valley Voltage Sawtooth Valley T.C. Input Offset Voltage Input Bias Current Input Offset Current V IN Rising VIN = 7 to 40V TJ = 25°C VIN = 7 to 40V IL = 0 to 20mA VIN = 7 to 40V IL = 0 to 20mA VREF = 0 TJ = 25°C TJ = 25°C VIN = 7 to 40V R T = 150kΩ C T = 0.1µF R T = 2kΩ C T = 470pF Output, Pin 3 C T = 0.01µF Output, Pin 3 C T = 0.01µF C T = 0.01µF C T = 0.01µF TJ = 25°C VCM = 2.3 to VREF VCM = 2.3 to VREF VCM = 2.3 to VREF V mA V mV mA mV khr kHz Hz kHz V µs V mV/°C mV µA ELECTRICAL CHARACTERISTICS (TJ = Over Operating Temperature Range unless otherwise stated) ERROR AMP SECTION OSCILLATOR SECTION 2 REFERENCE SECTION TURN–ON CHARACTERISTICS

0.2 0.5 3.8 4.2 45 49 180 200 220 -1 -10 2.0 0.1 1 0.6 0.1 20 0.2 0.4 1.0 2.2 17 19 16.5 18 0.2 0.1 60 75 70 90 76 120 0.2 0.5 3.8 4.2 45 49 180 200 220 -1 -10 2.0 0.1 1 0.6 0.1 20 0.2 0.4 1.0 2.2 17 19 16.5 18 0.2 0.4 0.1 0.2 DC Open Loop Gain Common Mode Rejection Supply Voltage Rejection Output Low Level Output High Level Gain Bandwidth Product Minimum Duty Cycle Maximum Duty Cycle Sense Voltage Input Bias Current High Input Voltage High Input Current Low Input Voltage Shutdown Delay Collector Leakage Current Collector Saturation Voltage Emitter Output Voltage Emitter Voltage Rise Time Collector Voltage Fall Time ΔV O = 1 to 3V R L ≥ 10M Ω VCM = 2.3 to VREF VIN = 7 to 40V ISINK = 100µA ISOURCE = 100µA TJ = 25°C VPIN1 – VPIN2 ≥ 150mV VPIN2 – VPIN1 ≥ 150mV VCM = 0 to 17.5V VIN = 7 to 40V VCM = 0 to 17.5V VIN = 7 to 40V VSHUTDOWN = 5V Pin 10 to output TJ = 25°C VCE = 60V IC = 20mA IC = 200mA IE = 50mA IE = 200mA R E = 2kΩ TJ = 25°C R C = 2kΩ TJ = 25°C dB V MHz mV µA V mA V ns µA V V µs LAB SEME IP1524B SERIES PWM COMPARATOR ERROR AMP SECTION (cont.) CURRENT LIMIT AMPLIFIER SHUTDOWN INPUT OUTPUT SECTION (each transistor) NOTES 1. Test Conditions unless otherwise stated: VIN = 20V , IREF = 0. TJ = –55 to +125°C for IP1524B TJ = –25 to +85°C for IP2524B TJ = 0 to +70°C for IP3524B ELECTRICAL CHARACTERISTICS (TJ = Over Operating Temperature Range unless otherwise stated)

+C.L.–C.L. GND 100Ω RAW SUPPLY RETURN RETURN R SENSE OUT +C.L. –C.L. RETURN RAW SUPPLY CC R +V 13 5 412 AB +C.L. –C.L. E B E A SENSER 3.2kΩ TTL 3.2kΩ CMOS 1N914 2N2369 +15V 1.6kΩ TO LOAD 4.7kΩ 1.6kΩ 0.01µF TO LOAD Current Sensing in the Ground Line Sensing Primary Current with an Emitter Resistor Driving Power MOSFETs Current Sensing in the Output Line Oscillator Sync to an External Clock A. TTL Logic B. 5 Volt CMOS Logic Driving Power Bipolar Transistors

TYPICAL PERFORMANCE CHARACTERISTICS Oscillator Frequency vs. Timing Components Output Dead Time vs. Timing Capacitance Value Pulse Width Modulation Transfer Function Output Saturation Voltage

TYPICAL PERFORMANCE CHARACTERISTICS Error Amplifier Voltage Gain vs. Frequency Undervoltage Lockout Characteristics LAB SEME IP1524B SERIES