IL34119 IKSEMICON | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 7
Technical content
2011, March, Ver. 01 Low Power Audio Amplifier The IL34119 is a low power audio amplifier integrated circuit intended (primarily) for telephone applications, such as in speakerphones. It provides differential speaker outputs to maximize output swing at low supply voltages (2.0 volts minimum). Coupling capacitors to the speaker are not required. Open loop gain is 80 dB, and the closed loop gain is set with two external resistors. A Chip Disable pin permits powe ring down and/or muting the input signal. The IL34119 is available in a standard 8 pin DIP or a surface mount package. Wide Operating Supply Voltage Range (2-16 Volts) - Allows Telephone Line Powered Applications Low Quiescent Supply Current for Battery Powered Applications Chip Disable Input to Power Down the IC Low Power Down Quiescent Current Drives a Wide Range of Speaker Loads (8-100) Output Power Exceeds 250 mW with 32 Speaker Low Total Harmonic Distortion Gain Adjustable from <0 dB to >46 dB for Voice Band Requires Few External Components IL34119 IL34119N Plastic IL34119D/DT SOIC PIN ASSIGNMENT SIMPLIFIED BLOCK DIAGRAM * = Optional Differential Gain = 2 x Rf Ri Rf 75KΩ
ORDERING INFORMATION
Temperature Range Package Packing IL34119N TA = -20 to 70 C DIP8 Tube IL34119D SOP8 Tube IL34119DT SOP8 Tape & Reel
2011, March, Ver. 01 PIN DESCRIPTION Pin Symbol Description 1 CD Chip Disable - Digital input. A Logic “0” (<0.8 V) sets normal operation. A Logic “1” (2.0 V) sets the power down mode. Input impedance is nominally 90 K. 2 FC2 A capacitor at this pin increases power supply rejection, and affects turn -on time. This pin can be left open if the capacitor at FC1 is sufficient. 3 FC1 Analog Ground for the amplifiers. A 1.0 F capacitor at this pin (with a 5.0 F capacitor at Pin 2) provides 52 dB of power supply rejection. Turn -on time of the circuit is affected by the capacitor on this pin. This pin can be used as an alternate input. 4 VIN Amplifier input. The input capacitor and resistor set low frequency rolloff and input impedance. The feedback resistor is connected to this pin and VO1. 5 VO1 Amplifier Output #1. The dc level is (VCC - 0.7 V)/2. 6 VCC DC supply voltage (+2.0 to +16 Volts) is applied to this pin. 7 GND Ground pin for the entire circuit. 8 VO2 Amplifier Output #2. This signal is equal in amplitude, but 180 out of phase with that at VO1. The dc level is (VCC - 0.7 V)/2. DESIGN GUIDELINES GENERAL The IL34119 is a low power audio amplifier capable of low voltage operation (VCC = 2.0 V minimum) such as that encountered in line -powered speakerphones. The circuit provides a differential output (VO1 -VO2) to the speaker to maximize the availa ble voltage swing at low voltages. The differential gain is set by two external resistors. Pins FC1 and FC2 allow controlling the amount of power supply and noise rejection, as well as providing alternate inputs to the amplifiers. The CD pin permits powering down the IC for muting purposes and to conserve power. AMPLIFIERS Referring to the block diagram, the internal configuration consists of two identical operational amplifiers. Amplifier #1 has an open -loop gain of 80 dB (at f 100 Hz), and the closed loop gain is set by external resistors R f and R i. The amplifier is unity gain stable, and has a unity gain frequency of approximately 1.5 MHz. In order to adequately cover the telephone voice band (300 -340 Hz), a maximum closed loop gain of 46 dB is recom mended. Amplifier #2 is internally set to a gain of -1.0 (0 dB). The outputs of both amplifiers are capable of sourcing and sinking a peak current of 200 mA. The outputs can typically swing to within 0.4 volts above ground, and to within 1.3 volts below VCC, at the maximum current. The output dc offset voltage (VO1-VO2) is primarily a function of the feedback resistor (Rf), and secondarily due to the amplifiers’ input offset voltages. The input offset voltage of the two amplifiers will generally be simil ar for a particular IC, and therefore nearly cancel each other at the outputs. Amplifier #1’s bias current, however, flows out of V IN (Pin 4) and through R f, forcing VO1 to shift negative by an amount equal to [R f x IIB]. VO2 is shifted positive an equal amount. The output offset voltage specified in the Electrical Characteristics is measured with the feedback resistor shown in the Simplified Block Diagram, and therefore takes into account the bias current as well as internal offset voltages of the amplifiers. The bias current is constant with respect to VCC. FC1 and FC2 Power supply rejection is provided by the capacitors (C1 and C2 in the Simplified Block Diagram) at FC1 and FC2. C2 is somewhat dominant at low frequencies, while C1 is dominant at high fr equencies. The reguired values of C1 and C2 depend on the conditions of each application.
2011, March, Ver. 01 A line powered speakerphone, for example, will require more filtering than a circuit powered by a well requlated power supply. The amount of rejection is a function of the capacitors, and the equivalent impedance looking into FC1 and FC2 (listed in the Electrical Characteristics as RFC1 and RFC2). In addition to providing filtering, C1 and C2 also affect the turn -on time of the circuit at power -up, since the two capa citors must change up through the internal 50 K and 125 K resistors. CHIP DISABLE The Chip Disable (Pin 1) can be used to power down the IC to conserve power, or for muting, or both. When at a Logic “0” (0 to 0.8 Volts), the IL34119 is enabled for normal operation. When Pin 1 is at a Logic “1” (2.0 to VCC Volts), the IC is disabled. If Pin 1 is open, that is equivalent to a Logic “0”, although good design practice dictates that an input should never be left open. Input impedance at Pin 1 is a nominal 9 0 K . The power supply current (when disabled) is shown in Figure 1. Muting, defined as the change in differential gain from normal operation to muted operation, is in excess of 70 dB. The turn -off time of the audio output, from the application of the CD signal, is <2.0 s, and turn on-time is 12-15 ms. Both times are independent of C1, C2, and VCC. When the IL34119 is disabled, the voltages at FC1 and FC2 do not change as they are powered from V CC. The outputs, VO1 and VO2, change to a high impedance condition, removing the signal from the speaker. If signals from other sources are to be applied to the outputs (while disabled), they must be within the range of VCC and Ground. POWER DISSIPATION Figures 2-4 indicate the device dissipation (within the IC) fo r various combinations of V CC, R L, and load power.The maximum power which can safely be dissipated within the IL34119 is found from the following equation: PD = (140C - TA)/JA where TA is the operating temperature; and JA is the package thermal resista nce (100 C/W for the standard DIP package, and 180 C/W for the surface mount package). The power dissipated within the IL34119, in a given application, is found from the following eguation: PD = (VCC x ICC) + (IRMS x VCC) - (RL x IRMS 2). where ICC is obtained from Figure 1; and IRMS is the RMS current at the load; and RL is the load resistance. Figures 2 -4, along with Figures 5 -7 (distortion curves), and a peak working load current of 200 mA, define the operating range for the IL34119. The operating range is further defined in terms of allowable load power in Figure 8 for load of 8.0 , 16 , and 32 . The left (ascending) portion of each of the three curves is defined by the power level at which 10% distortion occurs. The center flat portion of each curv e is defined by the maximum output current capability of the IL34119. The right (descending) portion of each curve is defined by the maximum internal power dissipation of the IC at 25C. At higher operating be reduced according to the above equations. Oper ating the device beyond the current and junction temperature limits will degrade long term reliability. LAYOUT CONSIDERATIONS Normally a snubber is not needed at the output of the IL34119, unlike many other audio amplifiers. However, the PC board layout, stray capacitances, and the manner in which the speaker wires are configured, may dictate otherwise. Generally the speaker wires should be twisted tightly, and be not more than a few inches in length. MAXIMUM RATINGS* Symbol Parameter Value Unit VCC Supply Voltage 1.0 to +18 V IOUT Maximum Output Current at VO1, VO2 250 mA VIN MaximumInput Voltage(FC1, FC2, CD, VIN) -1.0 toVCC +1.0 V VVO Applied Output Voltage to VO1, VO2 when disabled -1.0 toVCC +1.0 V Tstg Storage Temperature Range -65 to +150 C * Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2011, March, Ver. 01 RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit VCC Supply Voltage 2.0 16 V RL Load Impedance 8.0 100 IL Peak Load Current - 200 mA AVD Differential Gain (5.0 KHz bandwidth) 0 46 dB VCD Voltage @ CD (Pin 1) 0 VCC V TA Operating Temperature, All Pakage Types -20 +70 C This device contains protection circuitry to guard against damage due to high stat ic voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V IN and V OUT should be constrained to the range GND (VIN or VOUT)VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V CC). Unused outputs must be left open. ELECTRICAL CHARACTERISTICS (TA = -10 to +70C, VCD = 0 V) Symbol Parameter Test Conditions Guaranteed Limits Unit Min Max AMPLIFIERS (DC CHARACTERISTICS) VO Output DC Level (VO1, VO2) VCC =3.0 V, RL =16 Rf = 75 K 0.75 1.75 V VOH Output High Level IOUT = -75 mA, VCC = 2.0 V 0.5 - V VOL Output Low Level IOUT = 75 mA,
2.0 V VCC 16 V
- 0.55 V VO Output DC Offset Voltage (VO1-VO2) VCC =6.0 V, RL =32 Rf = 75 k -200 200 mV IIB Input Bias Current @ VIN VCC =6.0 V - 1600 nA RFC1 Equivalent Resistance @ FC1 VCC = 6.0 V 100 220 K RFC2 Equivalent Resistance @ FC2 VCC = 6.0 V 18 40 K VIH Minimum High-Level Input Voltage 2.0 - V VIL Maximum Low-Level Input Voltage - 0.8 V RCD Input Resistance VCC = VCD = 16 V 45 50* 175 175* (continued)
2011, March, Ver. 01 N SUFFIX PLASTIC DIP (MS – 001BA) Symbol MIN MAX A 8.51 10.16 B 6.1 7.11 C 5.33 D 0.36 0.56 F 1.14 1.78 G H J 0° 10° K 2.92 3.81 NOTE S: L 7.62 8.26 1. Dimensions “A”, “B” do not include mold flash or protrusions. M 0.2 0.36 Maximum mold flash or protrusions 0.25 mm (0.010) per side. N 0.38 D SUFFIX SOIC (MS - 012AA) Symbol MIN MAX A 4.8 5 B 3.8 4 C 1.35 1.75 D 0.33 0.51 F 0.4 1.27 G H J 0° 8° NOTE S: K 0.1 0.25 1. Dimensions A and B do not include mold flash or protrusion. M 0.19 0.25 1.27 5.72 Dimension, mm Dimension, mm 2.54 7.62 A BH C K C M J F M P G D R x 45 SEA TING PLANE 0.25 (0.010) M T -T- L H M J A B F G D SEATING PLANE N K 0.25 (0.010) M T -T- C