GM6535 HYNIX | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 23

Technical content

60 MHz Universal Programmable

Dual PLL Frequency synthesizer GENERAL DESCRIPTIONS The GM6535 is a dual phase – locked loop (PLL) frequency synthesizer especially designed for CT - 1 cordless phone applications worldwide. This frequency synthes izer is also for any products with frequency operation at 60 MHz or below. The device features fully programmable receive, transmit, reference, and auxiliary reference counters accessed through an MCU serial interface, this feature allows this device to operate in any CT - 1 cordless phone application. The device consists of two independent phase detectors for transmit and receive loops. A common reference oscillator, driving two independent reference frequency counters, provides independent refer ence frequencies for transmit and receive loops. The auxiliary reference counter allows the user to select an additional reference frequency for receive and transmit loops if required.

FEATURES

  • Operating Voltage Range: 2.5 to 5.5 V
  • Operating Temp erature Range: -40 to +75 ¡É
  • Operating Power Consumption:3.0mA@2.5V
  • Maximum Operating Frequency: 60MHz@200mV p - p , V DD =2.5V
  • 3 or 4 Pins Used for serial MCU Interface
  • Power Saving Mode Controlled by MCU
  • Lock Detect Signal
  • On -Chip Reference Oscillato r Supports Externa l Crystals to 16.0 MHz
  • Reference Frequency Counter Division Range: 16 to 4095
  • Auxiliary Reference Frequency Counter Division Range: 16 to 16,383
  • Transmit Counter Division Range:16 to 65,535
  • Receive Counter Division Range: 16 to 65 ,53 PIN CONFIGURATION ABSOLUTE MAXIMUM RATINGS (Voltages Referenced to v ss ) Symbol Ranting Value Unit V DD DC Supply Voltage - 0.5 to +6.0 V V in Input Voltage, all Inputs - 0.5 to V DD +0.5 V I in , I out DC Current Drain Per Pin 10 mA I DD , I SS DC Current Drain V DD or V SS Pins 30 mA T stg Storage Temperature Range - 65 to + 150 ¡É CLK D in AD in ENB MCUCLK Vss OSC out OSC i LD Tx PD OUT fin-T TxPS/f Tx VDD RxPS/f Rx RxPD o CLK D in AD in ENB MCUCLK Vss OSC out OSC i LD Tx PD OUT TxPS/f Tx VDD RxPS/f Rx RxPD o 8 9 8 9 16 1 16DIP

16 SOP (150M il)

÷ 3 / ÷ 4 12 - Bit Programmable Reference Counter ÷ 4 ÷ 25 14 - Bit Programmable Auxiliary Reference Counter 12 - Bit Shift Register 14 - Bit Shift Register MCU Interface Programming Mode contro l Register 16 - Bit Shift Register 16 - Bit Tx Programmable Counter 16 - Bit Shift Register 16 - Bit Rx Programmable Counter Rx Phase Detector Rx Phase Detector OSC in OSC out MCUCLK AD in D in ENB TxPS/f TX PxPS/f RX f in - T f in - R A B C D f R1 f R2 TRANSMIT SELECT RECEIVE SELECT TxPD out LD RxPD out V DD = PIN 12 V SS = PIN 6

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V SS , T A =25 ¡É) Guaranteed Limit Symbol Characteristic V DD M in Max Unit V DD Power Supply Voltage - 2.5 5.5 V OL 2.5 5.5 0.1 0.1 V V OH Output Voltage 0 Level (I out = 0) (V in =V DD or 0) 1 Level 2.5 5.5 2.45 5.45 - V V IL 2.5 5.5 0.75 1.65 V IH Input Voltage 0 Level (V out 0.5 V or V DD – 0.5V) 1 Level 2.5 5.5 1.75 3.85 V V OH 2.5 5.5 - 0.18 - 0.55 IOL Output Current (V out = 2.2V) Source (V out = 5.0V) (V out = 0.3V) Sink (V out = 0.5V) 2.5 5.5 0.18 0.55 mA 2.5 5.5 - 30 - 66 IIL 2.5 5.5 - 1.0 - 1.0 ¥ìA 2.5 5.5

61 IIH

Input Current OSC in , f in - T , f in - R (V in = 0) AD in , CLK , D in , ENB (V in = V DD – 0.5) OSC in , f in - T , f in - R AD in , CLK , D in , ENB 2.5 5.5 5.0 5.0 ¥ìA IOZ Three - Stats Leakage Current (V out = 0 V or 5.5 V) 5.5 - ¡¾100 nA C in Input Capacitance - - 8.0 pF C out Output Capacitance - - 8.0 pF IDD (standby) Standby Current (All C ounters are in Power - Down Mode with Oscillator On) 2.5 5.5 0.3 1.5 mA IDD Operating Current (200mV p - p input at f in - T = 60MHz, and f in - R =60MHz, OSC = 10.24MHz) 2.5 5.5 3.0 10 mA

reference signal which is typically ac coupled. p ower saving mode and the programming format. the status of the internal power saving mode operation. Counter Test section of this data sheet. typically driven from the loop VCO and ac - coupled. (see Figure7 for phase detector output waveforms). Frequency f V > f R or f V leading: output=negative pulse. Frequency f V < f R or f V lagging: output = positive pulse. frequency at the phase detector input. ranging from 2.5 to 5.5V with respect to VSS. usually connected to ground. Figure 6. Reference Frequencies for Cordless Phone

*At this point, when both f R and f v are in phase, the output is for ced to near mid supply. NOTE: The TxPD out and PxPDout generates error pulses during out - of - lock conditions. Figure 7. Phase Detector/Lock Detector Output Waveforms signal to program the transmit/receive channels. reference frequency (Figure 9). ENB signal, the data is stored in the registers. I/O port connection (Figure 11). leading edge of CLK. See Figure 12 and 13. last clock. Maximum data transfer rate is 500 kbps.

Set to 0 for normal application interfacing with MCU serial peripheral interface. Does not use AD in pin; tie AD in to V SS . REF out ÷ 3/ ÷ 4 If set to 1, REFout output frequency is equal to OSC out ÷ 3. If set to 0, REFout output is OSC out ÷ 4. mode. TxPS/f Tx is set “ High ” . RxPD Enable If set to 1, the receive counter, receive phase detector, and the associated circuitry is in power - dow n mode. Table 2. Control Register Power Down Bits Function NOTE: ENB must be high during the serial transfer. Figure 8. Programming Format of the control Register

Table 3. Global CT - 1 Reference frequency Setting vs Channel Frequencies generated by another reference frequency counter. 14 - bit auxiliary reference frequency counter. Table 4. Bit Function and the Reference Frequency Selection Bit Setting of the

NOTE: ENB must be high during the serial transfer. Figure 16. Reference Frequency Counter/selection Programming Mode

16.0 MHZ

receiver power saving operation as required. Figure 17. TxPS/f Tx and RxPS/f Rx Outputs to Control Power Switches

Figure 18. RF Buffer Sensitivity

Table 5. Franc e CT - 1 Base Set Frequency

6.25 KHz)

Table 6. France CT - 1 Hand Set Frequency

Table 7. Spain CT – 1 Base Set Frequency Table 8. Spain CT – 1 Hand Set Frequency

Table 9. New Zealand CT – 1 Base Set Frequency Table 10. New Zealand CT – 1 Hand Set Frequency

Table 11. Australia C T – 1 Base Set Frequency Table 12. Australia CT – 1 Hand Set Frequency

Table 13. U.K. CT – 1 Base Set Frequency Table 14. U.K. CT – 1 Hand Set Frequency

Table 15. U.S.A. CT - 1 Base Set Frequency

5.00 KHz)

Table 16. U.S.A. CT - 1 Hand Set Frequency

Table 17. U.S.A. CT - 1 Base Set Frequency

Table 18 U.S.A. CT - 1 Hand Set Frequency Channel Number Tx - Channel Frequency (MHz) Tx C ounter Value (Ref.Freq. = Frequency (MHz) [1st IF=10.7 MHz] Rx Counter Value (Ref. Freq. = 1 48.76 9752 33.02 6604 2 48.84 9768 33.04 6608 3 48.86 9772 33.12 6624 4 48.92 9748 33.14 6628 5 49.02 9804 33.22 6644 6 49.08 9816 33.26 6652 7 49.10 9820 33.42 6684 8 49.16 9832 33.46 6692 9 49.20 9840 33.48 6696 10 49.24 9848 33.50 6700 11 49.28 9856 33.62 6724 12 49.36 9872 33.66 6732 13 49.40 9880 33.70 6740 14 49.46 9892 33.76 6752 15 49.50 9900 33.78 6756 16 49.6 7 9934 33.91 7182 17 49.845 9969 33.93 7186 18 49.88 9972 33.97 7194 19 49.77 9954 36.01 7202 20 49.875 9975 36.03 7206 21 49.83 9966 36.07 7214 22 449.89 9978 36.13 7226 23 49.93 9986 36.17 7234 24 49.99 9998 36.23 7246 25 49.97 9994 36.27 7254

Table 20. Korea CT - 1 Hand Set Frequency