ES166

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 23

Technical content

Features

• Built-in 6000 counts dual slope ADC
• LQFP-80L package
• 3V DC power supply
• Support digital multi-meter function *V oltage measurement (AC/DC) (600mV-1000V) *Current measurement (AC/DC) (2-range auto) *Dual mode for frequency with voltage or current *DC Resistance measurement (600.0Ω – 60.00MΩ) *Diode or continuity mode measurement *Logic frequency counter with duty cycle display: 600.0Hz – 20.00MHz 5% – 95%
• ADP mode (AC or DC mode is available)
• Support LC bridge function in series/parallel (Taiwan patent no.: 456205, 201430354)
• Calculable D/Q/ESR/θ for LC bridge mode
• Four different test frequency are available: 100/120/1k/10k Hz for LC bridge measurement
• Test signal level: 0.6VRMS typ.
• 5 ranges used for LC bridge mode
• Test range: (Auto frequency configuration) L: 600.0 µH ~ 100.0 H (LS/LP) C: 6.000 nF ~2.00 mF (CS/CP)
• Low battery voltage detector
• Support buzzer sound driver control & frequency selectable
• Band-gap reference voltage output
• 3-wire serial bus for MCU I/O port
• MCU I/O power level selectable by external pins Application Handheld DMM with LC bridge meter (US patent no.: 9176187) (Taiwan patent no.: 458990)

Description

The ES166 is the analog frond end chip suitable for DMM with LC bridge measurement function. ES166 provides basic voltage & current (AC/DC) measurem ent, resistance measurement, diode check, fast continuity measurement, f requency measurement, and duty cycle measurement. By using ES166 to implement the LC bridge function, the complicated PCB design is not necessary. The ES166 is built- in resistor switches network to provide different ranges control. It also provides a high performance integrated circuit to generate sinusoidal signal with different frequency to measure the complex impedance of DUT device. The ES166 includes a flexible serial interface to external MCU. The MCU could get the real part and imaginary part of complex impedance from ES166 directly and calculates the D/Q/ESR/θ parameter easily with L or C values. The MCU could get the DMM data from ES166 by each DMM measurement function mode also.

Ver 1.5 17/03/29 2 ES166 LCR/DMM analog front Absolute Maximum Ratings Characteristic Rating Supply V oltage (V- to AGND) -4V Analog Input V oltage V- -0.6 to V+ +0.6 V+ V+ ≥ (AGND/DGND+0.5V) AGND/DGND AGND/DGND ≥ (V- -0.5V) Digital Input (IO_CTRL=V-) V- -0.6 to uPVCC+0.6 Power Dissipation. Flat Package 500mW Operating Temperature -20℃ to 70℃ Storage Temperature -55℃ to 125℃

Electrical Characteristics

TA=23 + 5℃ Power supply V- Test condition -2.2 -3.0 -3.4 V Operating supply current IDD DCV mode — 1.4 — mA IDD LC mode — 3.6 — mA ISS In sleep mode — 1 3 µA V oltage roll-over error 10MΩ input resistor — — ±0.1 %F.S1 ADC nonlinearity2 Best case straight line — — ±0.1 %F.S1 ADC full scale range V R_ VA = -400mV — 600 — mV Input Leakage for VR1 input -10 1 10 pA Zero input reading 10MΩ input resistor -000 000 +000 Count Band-gap reference voltage VRH 100KΩ resistor between VRH and AGND Source voltage for diode mode — V+ — V Open circuit voltage for 600Ω range measurement — V- — V Open circuit voltage for other Ω measurement — -0.9 — V Internal pull-high to 0V current Between V- pin and CS — 1.2 — µA AC frequency response at 6.000V range STBEEP comparator in Cont./Diode mode OVX to SGND — +7 — mV Frequency input sensitivity (FREQ) Fin Square wave with Duty cycle 40-60% 500 — — mVp Frequency input sensitivity (FREQ) Fin Sine wave 400 — — mVrms Low battery flag indication Connect LBA T to Best basic accuracy for LC mode Ae 100-10k Ω range — — ±0.5 %

Ver 1.5 17/03/29 3 ES166 LCR/DMM analog front Test signal amplitude (LC mode) RDUT=100kΩ VR_LC = -600mV — 0.6 — VRMS Reference voltage temperature coefficient TCRF 100KΩ resister Between VRH -20℃<TA<70℃ — 75 150 ppm/℃ Note: 1. Full Scale :6000 counts (Max. 6784+2 counts) 2. For best integral linearity of ADC, the metalized polypropylene film capacitor for CINT is necessary. AC electrical characteristics Parameter Symbol Min. Typ. Max. Unit SCLK clock frequency fSCLK - - 100 kHz SCLK clock time “L” tLOW 4.7 - - us SLCK clock time “H” tHIGH 4.0 - - SDA TA output delay time tAA 0.1 - 3.5 SDA TA output hold time tDH 100 - - ns Start condition setup time tSU.STA 4.7 - - us Start condition hold time tHD.STA 4.0 - - Data input setup time tSU . D AT 200 - - ns Data input hold time tHD.DA T 0 - - Stop condition setup time tSU.STO 4.7 - - us SCLK/SDA TA rising time tR - - 1.0 SCLK/SDA TA falling time tF - - 0.3 Bus release time tBUF 4.7 - - MCU I/O timing diagram SCLK SD ATA I N SDA TA OUT

Ver 1.5 17/03/29 4 ES166 LCR/DMM analog front 1. Functional description

1.1 Overview

The ES166 is an analog front end IC built -in multiple measurement modes for digital multi- meter application. It is built- in basic multi- meter measurement modes which includes AC/DC voltage, AC/DC current, resistance, diode check, continuity, frequency modes, and so on. It is also built-in the LC bridge mode which could measure complex impedance (Inductance/Capacitance) directly with secondary parameters including dissipation factor (D), quality factor (Q), phase angle ( θ), equivalent series or parallel resistance (R S or RP). The ES166 also provides a flexible serial interface for external microprocessor operation. The external microprocessor could implement a fully auto range DMM product by proper firmware design with ES166.

1.2 Microprocessor serial I/O

ES166 configures a 3-wire serial I/O interface to external micro-controller (MCU). The SDATA pin is bi-directional and SCLK & DATA_NEW are unilateral. The SDATA pin is configured by open- drain circuit design. The DATA_NEW is used to check the data buffer of ADC ready o r not. When the ADC conversion cycle is finished, the DATA_NEW pin will be pulled high until MCU send a valid read command to ES166. After the first ID byte of read command is confirmed, the DATA_NEW will be driven to low until the next ADC conversion finished again. The data communication protocol is shown below. The write protocol is configured by an ID byte with 5 command bytes following. The read protocol is configured by an ID byte with 20 data bytes as followed. Write command: ID byte, Write c ontrol byte1, Write control byte2, Write c ontrol byte3, Write control byte4 and Write control bytes5.

Ver 1.5 17/03/29 5 ES166 LCR/DMM analog front Read command: ID byte, Read data byte1, Read data byte2 ~ Read data byte19, Read data byte20 The ID byte of ES166 is header of “110010” followed by a buzzer on/off control bit and R/W bit. The start/stop bit definition is shown on the diagram below. SCLK SDATA DATA_NEW ADC data ready Next ADC data ready 1 1 0 0 1 0 ID code confirmed

1 Read command

DATA_NEW ADC data ready Next ADC data ready 1 1 0 0 1 0 ID code confirmed

Ver 1.5 17/03/29 6 ES166 LCR/DMM analog front

1.3 Read/Write command description

The write command includes one ID byte with five command bytes. If the valid write ID code is rec eived by ES166 at any time, the write command operation will be enabled. The next table shows the content of write command. Byte Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 ID 1 1 0 0 1 0 BUZ R/W=0 W1 F3 F2 F1 F0 AC Q2 Q1 Q0 W2 FQ2 FQ1 FQ0 B0 B1 B2 0 IOP1 W3 SHBP 0 0 0 0 0 0 0 W4 AV G 0 PG0 PG1 FG0 FG1 RR0 RR1 W5 0 0 0 0 0 0 0 0 Note: The W5 control byte is a test mode command. Please send zero word at normal operation. Auxiliary low-resistance detection control bit for Continuity and Diode modes: SHBP Measurement function control bit: F3/F2/F1/F0 Range control bit for V/A/R modes: Q2/Q1/Q0 Range control bit for Frequency mode: FQ2/FQ1/FQ0 Buzzer frequency selection: B2/B1/B0 Buzzer driver ON/OFF control bit: BUZ AC mode control enable bit: AC OP configuration control bit: IOP1 LC bridge data output smoothing: AV G (Recommend A VG=1) Range control bit for L/C mode: RR1/RR0/PG1/PG0 Test signal frequency control bit for LC bridge mode: FG1/FG0

Ver 1.5 17/03/29 7 ES166 LCR/DMM analog front After write operation is enable, the internal ADC t iming will be reset. The first allowed ADC data will be ready when the DATA_NEW is high. The read command includes one ID byte with 20 data bytes. When DATA_NEW is ready, MCU could send the read data command to get the result of ADC conversion (D0/D1/D2 1 & A/B/C2) or status flag from ES166. The next table shows the content of read command. Byte Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 ID 1 1 0 0 1 0 BUZ R/W=1 R1 ALARM DRDY SIGN LBAT STA0 STA1 F_FIN LDUTY R2 HF LF OLD D0:12 D0:11 D0:10 D0:09 D0:08 R3 D0:07 D0:06 D0:05 D0:04 D0:03 D0:02 D0:01 D0:00 R4 D1:19 D1:18 D1:17 D1:16 D1:15 D1:14 D1:13 D1:12 R5 D1:11 D1:10 D1:09 D1:08 D1:07 D1:06 D1:05 D1:04 R6 D1:03 D1:02 D1:01 D1:00 D2:19 D2:18 D2:17 D2:16 R7 D2:15 D2:14 D2:13 D2:12 D2:11 D2:10 D2:09 D2:08 R8 D2:07 D2:06 D2:05 D2:04 D2:03 D2:02 D2:01 D2:00 R9 A31 A30 A29 A28 A27 A26 A25 A24 R10 A23 A22 A21 A20 A19 A18 A17 A16 R11 A15 A14 A13 A12 A11 A10 A09 A08 R12 A07 A06 A05 A04 A03 A02 A01 A00 R13 B31 B30 B29 B28 B27 B26 B25 B24 R14 B23 B22 B21 B20 B19 B18 B17 B16 R15 B15 B14 B13 B12 B11 B10 B09 B08 R16 B07 B06 B05 B04 B03 B02 B01 B00 R17 C31 C30 C29 C28 C27 C26 C25 C24 R18 C23 C22 C21 C20 C19 C18 C17 C16 R19 C15 C14 C13 C12 C11 C10 C09 C08 R20 C07 C06 C05 C04 C03 C02 C01 C00 DA TA_NEW for frequency or capacitance mode will be active when D0 or D3 data ready. 1Note: D0/D1/D2 all are binary code format. SIGN is signed status bit indication for D0 only. 2Note: The A (A31-A00), B (B31-B00), C (C31-C00) are 32-bit 2’s complement signed integer which could be accessed from ES166 sequentially during read mode. The L/C impedance could be derived from the three numbers and calculated by external MCU easily.

Ver 1.5 17/03/29 8 ES166 LCR/DMM analog front The ADC data output for measurement mode: F3/F2/F1/F0 F3 F2 F1 F0 Measurement mode Read data bytes 0 0 0 0 V mode/ VHz mode D0(12-00), D1(19-00), D2(19-00) 0 0 0 1 A mode / AHz mode D0(12-00), D1(19-00), D2(19-00) 0 0 1 0 Resistance mode D0(12-00) 0 0 1 1 Continuity mode D0(12-00) 0 1 0 0 Diode check mode D0(12-00) 0 1 0 1 Frequency/Duty cycle D1(19-00), D2(19-00) 0 1 1 0 LC impedance mode A(31-00),B(31-00),C(31-00) 0 1 1 1 ADP1/ Hz mode D0(12-00), D1(19-00), D2(19-00) 1 0 0 0 ADP2 mode D0(12-00) Buzzer frequency selection: B2/B1/B0 B2 B1 B0 Buzzer frequency 0 0 0 1.00kHz 0 0 1 1.33kHz 0 1 0 2.00kHz 0 1 1 2.22kHz 1 0 0 2.67kHz 1 0 1 3.08kHz 1 1 0 3.33kHz 1 1 1 4.00kHz Set B2 -B0 properly to get the target frequency. Set BUZ control bit or drive BUZIN (pin 15) to enable/disable the BUZOUT (pin12) driver output. If MC U control BUZ only, it is available to set ID byte with ending of stop bit. A C K1 1 010 0 0START BIT STOP BITR Buzzer OFF A C K 1 1 010 0 0START BIT STOP BITR Buzzer OFF 1 1 110 0 0START BIT STOP BITR Buzzer ON 1 1 110 0 0START BIT STOP BITR Buzzer ON

Ver 1.5 17/03/29 9 ES166 LCR/DMM analog front Status flags for measurement mode: ● = function available Measurement mode ALARM SIGN LB AT STA0 STA1 V mode ● ● ● A mode ● ● A+Hz mode ● ● ● ● Resistance mode ● Continuity mode ● ● Diode check mode ● ● ● Freq. + duty mode ● ● ● LC bridge Mode ● ADP1/ADP2 mode ● ● ADP1+Hz mode ● ● ● ● Measurement mode F_FIN LDUTY HF LF OLD V mode V+Hz mode ● ● A mode A+Hz mode ● ● Resistance mode Continuity mode Diode check mode Freq. + duty mode ● ● ● ● LC bridge Mode ● ADP1/ADP2 mode ADP1+Hz mode ● ● Description of status flags: SIGN: Sign bit of D0 output (Data = -1 * D0 if SIGN=1) LBAT: Low battery voltage indication ALARM: High crest factor signal detection in ACV mode or Short detected in Continuity/Diode mode HF: Higher frequency indication for Hz mode LF: Lower frequency indication for Hz mode LDUTY: Low duty indication for duty cycle mode STA0/STA1: divider indication for Hz mode F_FIN: Measurement cycle finished for Hz mode OLD: DUT Overflow indication for LC bridge mode

Ver 1.5 17/03/29 10 ES166 LCR/DMM analog front

1.4 Power & I/O level selection

The ES166 provide a flexible I/O level setting for different MCU system configuration. The uPVCC (pin19) should be connected to the same potential of external Vcc of MCU. The uPVCC is allowed to be set between DGND ~ V+. The IOCTRL (pin14) selects the Vss level of MCU. If IOCTRL is set to DGND, the Vss level of MCU is the same as DGND. If IOCTRL is set to V-, the Vss level of MCU is the same as V-. ES166 GND I/O_CTRL uP_VCCV+ -3V +3V SCLK SDATA DATA_new BUZOUT CS -3V +3V Type I

Ver 1.5 17/03/29 11 ES166 LCR/DMM analog front

1.5 Basic impedance theory

The general DMM could measure DC resistance only, but the LCR meter could measure AC impedance. The impedance consists of resistance (real part ) and reactance (imaginary part). For example, Zs represents the impedance in series mode. Zs can be defined a combination of resistance Rs and reactance Xs. It also could be defined as a |Z| of magnitude with a phase angle θ. Zs = Rs + jXs | Zs | Real axis Imaginary axis (series mode) Rs Xs θ Zs1 = Rs1 + jXs1Xs1 Rs1θ1 θ > 0 θ1 < 0 Zs = Rs + jXs | Zs | Real axis Imaginary axis (series mode) Rs Xs θ Zs1 = Rs1 + jXs1Xs1 Rs1θ1 θ > 0 θ1 < 0 Zs = Rs + jXs or |Zs|∠θ |Z| = 22 XsRs + Rs = |Zs| cosθ Xs = |Zs| sinθ Xs/Rs = tanθ θ = tan-1(Xs/Rs) If θ > 0, the reactance is inductive. In other words, if θ < 0, the reactance is capacitive. There are two types for reactance. The one is the inductive reactance X L and the other is the capacitive reactance XC. They could be defined as: (f = test signal frequency) XL = 2πf L (L = Inductance) XC = C 2 fπ (C = Capacitance)

Ver 1.5 17/03/29 12 ES166 LCR/DMM analog front

1.6 LC impedance measurement mode

The impedance could be measured in series or parallel mode. The impedance Z in parallel mode could be represented as reciprocal of admittance Y . The admittance could be defined as Y = G + jB. The G is the conductance and the B is the susceptance. Rs: Resistance in series mode Rp: Resistance in parallel mode Xs: Reactance in series mode Xp: Reactance in parallel mode Cs: Capacitance in series mode Cp: Capacitance in parallel mode Ls: Inductance in series mode Lp: Inductance in parallel mode There are tw o factors to provide the ratio of real part and imaginary part. Usually the quality factor Q is used for inductance measurement and the dissipation factor D is used for capacitance measurement. D factor is defined as a reciprocal of Q factor. Q = 1 / D = tanθ Q = Xs / Rs = 2πf Ls / Rs = 1 / 2πf Cs Rs Q = B / G = Rp / | Xp | = Rp / 2πf Lp = 2πf Cp Rp Actually, Rs and Rp are existed in the equivalent circuit of capacitor or inductor. If the capacitor is small, Rp is more important than Rs. If capacitor is la rge, the Rs is also more important. Therefore, use parallel mode to measure lower value capacitor and use series mode to measure higher value capacitor. For inductor, the impedance relationship is different from capacitor. If the inductor is small, Rp is a lmost no effect. If inductor is large, the Rs is also no effect. Therefore, use series mode to measure lower value inductor and use parallel mode to measure higher value inductor. Impedance in serial mode Rs jXs Z = Rs + jXs Impedance in serial mode Rs jXs Z = Rs + jXs Admittance in parallel mode Rp jXp Y = 1/Z = 1/Rp + 1/jXp = G + jB Admittance in parallel mode Rp jXp Y = 1/Z = 1/Rp + 1/jXp = G + jB

Ver 1.5 17/03/29 13 ES166 LCR/DMM analog front 2. Operating Modes

2.1 Voltage Measurement

MCU send write command to sel ect the voltage measurement function. T he Hz mode measurement is available to be enabled with the ACV function (set AC bit to 1) simultaneously. The measured signal is applied to VR1 terminal (pin75) through 10MΩ. See the next table of function command: F3 F2 F1 F0 AC Measurement mode Read data bytes 0 0 0 0 0 DCV mode D0(12-00) 0 0 0 0 1 ACV+Hz mode D0(12-00), D1(19-00), D2(19-00) Note1: D0/D1/D2 all are binary format. SIGN are the sign bit of D0. Range control for voltage mode (ACV/DCV) Q2 Q1 Q0 Full Scale Range Divider Ratio Resister Connection 0 0 0 6.000V 1/10 VR2 (1.111MΩ) 0 0 1 60.00V 1/100 VR3 (101kΩ) 0 1 0 600.0V 1/1000 VR4 (10.01kΩ) 0 1 1 1000V 1/10000 VR5 (1kΩ) 1 0 0 600.0mV 1 VR1 (10MΩ) Note: For consideration of frequency bandwidth and noise immunity, use ADP1 mode implement mV range is better. Frequency range control for ACV+Hz mode FQ2 FQ1 FQ0 Full Scale Range 0 0 0 N/A 0 0 1 600.0Hz 0 1 0 6.000kHz 0 1 1 60.00kHz Note: See frequency mode (section 2. 6) also. If AC value is less than 1% full scale, the Hz count should be set to zero by MCU directly. ALARM bit at voltage mode is used for high crest factor (HCF) signal detection . If MCU check the ALARM status flag active when data and range are stable, it should consider the making the existing range up to avoid the signal clamping saturation caused by H CF signal. There is higher peak voltage with lower RMS value for HCF signal. So if the range is up according to the ALARM bit, MCU should set the lower under-limit counts temporarily to avoid the ranging unstable for this case.

Ver 1.5 17/03/29 14 ES166 LCR/DMM analog front

2.2 Current measurement

MCU send write command to select the current measurement function. T he Hz mode measurement is available to be enabled with the ACA function (set AC bit to 1) simultaneously. The measured signal is applied to IVS terminal (pin4). See the next table of function command: F3 F2 F1 F0 AC Measurement mode Read data bytes 0 0 0 1 0 DCA mode D0(12-00) 0 0 0 1 1 ACA+Hz mode D0(12-00),D1(19-00),D2(19-00) Note1: D0/D1/D2 all are binary format. SIGN are the sign bit of D0. Range control for current mode (ACA/DCA) Q2 Q1 Q0 IOP12 Full Scale Range Input terminal 0 0 0 1 30.00mV 6000counts IVS1 0 0 0 0 300.0mV 6000counts IVS1 1Note: The maximum burden voltage for current mode will be 300mV. 2Note: When IOP1=1, the DC zero offset and AC gain should be calibrated by MCU in production. FQ2 FQ1 FQ0 Full Scale Range 0 0 0 N/A 0 0 1 600.0Hz 0 1 0 6.000kHz 0 1 1 60.00kHz Note: See frequency mode (section 2. 6) also. If AC value is less than 1% full scale, the Hz count should be set to zero by MCU directly.

Ver 1.5 17/03/29 15 ES166 LCR/DMM analog front

2.3 Resistance Measurement

MCU send write command to select the dc resistance measurement function. F3 F2 F1 F0 Measurement mode Read data bytes 0 0 1 0 Resistance mode D0(12-00) Note1: D0 is binary format. SIGN bit could be ignored. Range control for resistance mode Q2 Q1 Q0 Full Scale Range Relative Resistor Equivalent value 0 0 0 N/A N/A N/A 0 0 1 600.0Ω OR1 100Ω 0 1 0 6.000KΩ VR5 1KΩ 0 1 1 60.00KΩ VR4 || VR1 10KΩ 1 0 0 600.0KΩ VR3 || VR1 100KΩ 1 0 1 6.000MΩ VR2 || VR1 1MΩ 1 1 0 60.00MΩ VR1 10MΩ

2.4 Continuity measurement

MCU send write command to select the continuity measurement function. F3 F2 F1 F0 Measurement mode Read data bytes 0 0 1 1 Continuity mode D0(12-00) Note1: D0 is binary format. SIGN bit could be ignored. Continuity mode shares the same configuration with 6 00.0Ω resistance measurement circuit and support the low-resistance detection. If the STBEEP output (pin11) is low, it means the low-resistance status is detected (It means the OVX terminal voltage less than -7mV). So MCU c ould monitor the STBEEP output and ADC (D0) data output make the high speed detection for continuity check. Set SHBP=1 to enable the built-in buzzer driving automatically when STBEEP is active. In this case, the ALARM bit is active also.

Ver 1.5 17/03/29 16 ES166 LCR/DMM analog front

2.5 Diode Measurement

MPU send write command to select the diode measurement function. F3 F2 F1 F0 Measurement mode Read data bytes 0 1 0 0 Diode check mode D0(12-00) Note1: D0 is binary format. SIGN is the sign bit of D0. Diode measurement mode shares the same configu ration with 6.0 00V voltage measurement circuit and support the low -resistance detection. If the STBEEP output (pin11) is low, it means the low-resistance status is detected (It means the OVX terminal voltage less than 7mV). So MCU could monitor the STBEEP output and ADC (D0) data output make the high speed detection for short circuit detection. Set SHBP=1 to enable the built -in buzzer driving automatically when STBEEP is active. In this case, the ALARM bit is active also.

2.6 Frequency/duty cycle mode measurement

The default typical input impedance of frequency with duty cycle mode is 100kΩ . The MCU send write command to select the frequency/duty cycle measurement function. F3 F2 F1 F0 Measurement mode Read data bytes 0 1 0 1 Hz + Duty mode D0(12-00), D1(19-00), D2(19-00) Note1: D0/D2/D3 all are binary format. ASIGN bit is ignored. Range control for frequency mode FQ2 FQ1 FQ0 Full Scale 0 0 0 N/A 0 0 1 600.0Hz 0 1 0 6.000KHz 0 1 1 60.00KHz 1 0 0 600.0KHz 1 0 1 6.000MHz 1 1 0 20.00MHz

Ver 1.5 17/03/29 17 ES166 LCR/DMM analog front Frequency & duty cycle mode computed by D0/D1/D2 (if F_FIN=1) Flag STA0=1 STA0=0 Range STA1=1 STA1=0 600.0Hz FREQ=10000000/D2 FREQ=80000000/D2 FREQ=640000000/D2 6.000KHz FREQ=2000000/D2 FREQ=8000000/D2 FREQ=512000000/D2 60.00KHz FREQ = D0 (FREQ= D2 if V/A +Hz mode) 600.0KHz 6.000MHz 20.00MHz Status Flag LDUTY=1 LDUTY=0 Duty cycle (<60kHz) 1000-D1*1000/D2 D1*1000/D2 The status flag F_FIN indicate whether the frequency input signal is available (larger than FMIN=1.0Hz) or not. If the computed result less than FMIN, the frequency/duty cycle readings should be set to zero. The status flags HF & LF are used for fast judgment of proper range. If frequency input is larger than 12 kHz, HF will be active. If frequency input is floating or frequency is detected too low, LF will be active. Auto range consideration for MPU by using Status Flags of frequency mode Flag F_FIN=0 F_FIN=1 F_FIN=1 Range LF=0 LF=1* HF=LF=0 HF=1** 600.0Hz 6.000KHz Data and Range is not necessary to be updated Hz/Duty=0 Change range depends on data computed Set range to 60.00kHz range Set range to 600.0Hz range 60.00KHz 600.0KHz 6.000MHz 20.00MHz Change range depends on data computed *Note: LF=1 @ 600 Hz range implies the frequency is not available to be measured. T he Hz/Duty readings should be set to zero simultaneously. **Note: When ACV+Hz/ACA+Hz/ADP+Hz mode is selected, the HF /LF status should be ignored. Change range depends on data calculation result. If AC value is less than 1% full scale, the Hz count should be set to zero by MCU directly.

Ver 1.5 17/03/29 18 ES166 LCR/DMM analog front Duty cycle mode range (Input sensitivity > 5Vpp @ duty cycle= 5.0% or 95.0%) Freq. range Duty range 60.00Hz

2.7 ADP mode

MCU send write command to select the ADP 1 or ADP2 mode measurement function. The Hz mode measurement is available to be enabled with the ADP 1 AC function (set AC bit to 1) simultaneously. The measured signal is applied to ADP1in terminal (pin5). The signal full scale is 600mV for DC mode and 600mVrms for AC mode. See the next table of function command: F3 F2 F1 F0 AC Measurement mode Read data bytes 0 1 1 1 0 ADP1 DC mode D0(12-00) 0 1 1 1 1 ADP1 AC mode D0(12-00), D2(19-00), D3(19-00) 1 0 0 0 0 ADP2 DC mode D0(12-00) 1 0 0 0 1 ADP2 AC mode D0(12-00) Note1: D0/D1/D2 all are binary format. SIGN is the sign bit of D0. Frequency range control for ADP1/Hz mode FQ2 FQ1 FQ0 Full Scale Range 0 0 0 N/A 0 0 1 600.0Hz 0 1 0 6.000kHz 0 1 1 60.00kHz Note: See frequency mode (section 2. 6) also. If AC value is less than 1% full scale, the Hz count should be set to zero by MCU directly. MCU could control the IOP1 to reconfigure the full scale of ADC in ADP modes: IOP1 ADC full scale in ADP mode 0 600.0mV 1 60.00mV

Ver 1.5 17/03/29 19 ES166 LCR/DMM analog front

2.8 Low battery detection

ES166 provides the low battery detection circuit for two cases. If 3V (1.5V*2) battery is used, connect LBAT (pin53) terminal to AGND directly. The default typical low-battery threshold voltage is –2.3V (V- to AGND). If more than 3V battery is used, the low battery status flag is active when the voltage of this pin is less than VRH voltage (Typ. -1.23V). For examples: 9V battery configuration is used

Ver 1.5 17/03/29 20 ES166 LCR/DMM analog front

2.9 LC impedance mode

F3 F2 F1 F0 Measurement mode Read data bytes 0 1 1 0 LC impedance mode A(31-00), B(31-00), C(31-00) Note: A/B/C/D is 32-bit signed integer. (2’s complement binary number) Measured in series mode Zs = Rs + jXs )0(2 )0(2 }Im{ 1}Re{ =×= =××−= Xsf XsLs XsXsfCs XsC RBZs RsC RAZs Range Range π π In parallel mode: CP = CS / (1+D2) L P = LS x (1+D2) R P = RS x (1+1/D2) RRange is defined by the ext ernal ratio resistor which could be selected by MCU write command. Control bits Terminal Equivalent Range Resistor (RRANGE) RR1 RR0 PG1 PG0 1 0 0 0 SW3 100kΩ 0 1 0 0 SW2 10kΩ 0 0 0 0 SW1 1kΩ 0 0 0 1 SW1 100Ω 0 0 1 0 SW1 10Ω f is the test frequency for LC impedance measurement which could be selected by MCU write command. Control bits Frequency ( f ) FG1 FG0 0 0 100 Hz 0 1 120 Hz 1 0 1 kHz 1 1 10 kHz oo Rs Xs QD Xp Rp Rs XsQ 9090)(tan − θθ

Ver 1.5 17/03/29 21 ES166 LCR/DMM analog front

2.10 LC Scale Range

Function mode Frequency Meas. Range Min. resolution Inductance Ls/Lp 100/120Hz 60.00mH~100.0H 0.01mH 1kHz 6000uH~60.00H 1uH 10kHz 600.0uH~6.000H 0.1uH Capacitance Cs/Cp 100/120Hz 60.00nF~2.00mF1 0.01nF 1kHz 6.000nF~600uF1 1pF 10kHz 600.0pF~60.0uF1 0.1pF RS 2/RP 100/120Hz 60.00Ω~20.00MΩ 0.01Ω 1kHz 60.00Ω~20.00MΩ 0.01Ω 10kHz 60.00Ω~20.00MΩ 0.01Ω Note: 1The max. range supports 0.01mF resolution & 1uF resolution & 0.1uF resolution, respectively. For better stable display, 0.1mF @ 100/120Hz is recommended . The 0.1pF resolution for Cp mode should be measured by test probe with good shielding. 2RS means equivalent series resistance for LC impedance measurement in series mode. 3RP means equivalent parallel resistance for LC impedance measurement in parallel mode. For auto frequency mode, the best scale range is shown as the following table: LC impedance mode Function mode Auto frequency Meas. Range Min. resolution Inductance Ls/Lp 100Hz 15.90H~100.0H 0.01H 1kHz 1590uH~15.90H 1uH 10kHz 0.0uH~1590uH 0.1uH Capacitance Cs/Cp 100Hz 15.90uF~2.0mF 0.01uF 1kHz 0.000nF~15.90uF 1pF In auto frequency mode, the measurement mode in series/parallel is also recommended to be automatic. Usually impedance Z DUT > 10kΩ is in parallel and impedance Z DUT < 10kΩ is in series defaulted.

Ver 1.5 17/03/29 22 ES166 LCR/DMM analog front 2.11 Accuracy (Ae) vs. Impedance (ZDUT) @ Ta =18 ~ 28 ℃ Freq. / Z 1 - 10Ω 10 – 100Ω 100 – 10kΩ 10k – 100kΩ 100k – 20ΜΩ Remark Note:  All accuracy is guaranteed by proper ratio resistor calibration and open/short calibration. All accuracy is guaranteed for 20cm distance from DTH/DTL pins of ES166. If D > 0.1, the accuracy should be multiplied by 21 D+ ZC = 1/2πf C if D << 0.1 in capacitance mode ZL = 2πf L if D << 0.1 in inductance mode Ae = impedance (Z) accuracy Definition: Q = D1 Rp = ESR (or Rs) × (1+ 21 D ) 1. D value accuracy De = + Ae × (1+D) 2. ESR accuracy Re= + ZM × Ae (Ω) ie., ZM = impedance calculated by fCπ21 or 2πf L 3. Phase angle θ accuracy θe= + (180/π) × Ae (deg) 4-terminals measurement with guard shielding The DUT test leads are implemented by four terminals measurement. If four wires measurement is not possible, the accuracy of impedance less 10Ω should be increased properly. For achieve the accuracy shown above, it is necessary to do open/short calibration process before measurement. The test leads for DUT should be as short as possible. If long er extended cable or probe is used, the guard shielding is necessary . If guard shielding is not possible, the accuracy of impedance larger than 100kΩ should be increased properly.

Ver 1.5 17/03/29 23 ES166 LCR/DMM analog front Package information (LQFP-80L / 10*10)