DS83C520

DATASHEET SEARCH SITE | WWW.ALLDATASHEET.COM

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 43

Technical content

1 of 43 REV: 022207 Note: Some revisions of this device may incorporate deviations from published s pecifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.

FEATURES

 80C52 Compatible

8051 Pin- and Instruction-Set Compatible

Three 16-Bit Timer/Counters

256 Bytes Scratchpad RAM

 Large On-Chip Memory 16kB Program Memory 1kB Extra On-Chip SRAM for MOVX  ROMSIZE Feature Selects Internal ROM Size from 0 to 16kB Allows Access to Entire External Memory Map Dynamically Adjustable by Software Useful as Boot Block for External Flash  High-Speed Architecture

4 Clocks/Machine Cycle (8051 = 12)

Runs DC to 33MHz Clock Rates Single-Cycle Instruction in 121ns Dual Data Pointer Optional Variable Length MOVX to Access Fast/Slow RAM/Peripherals  Power Management Mode Programmable Clock Source to Save Power CPU Runs from (crystal/64) or (crystal/1024) Provides Automatic Hardware and Software Exit  EMI Reduction Mode Disables ALE  Two Full-Duplex Hardware Serial Ports  High Integration Controller Includes: Power-Fail Reset Early-Warning Power-Fail Interrupt Programmable Watchdog Timer  13 Interrupt Sources with Six External  Available in 40-pin PDIP, 44-Pin PLCC, 44-Pin TQFP, and 40-Pin Windowed CERDIP  Factory Mask DS83C520 or EPROM (OTP) DS87C520 PIN CONFIGURATIONS DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers www.maxim-ic.com TOP VIEW The High-Speed Microcontroller User’s Guide must be used in conjunction with this data sheet. Download it at: www.maxim-ic.com/microcontrollers.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 2 of 43

ORDERING INFORMATION

SPEED (MHz) PIN-PACKAGE DS87C520-MCL 0 ˚C to +70˚C 33 40 Plastic DIP DS87C520-MCL+ 0 ˚C to +70˚C 33 40 Plastic DIP DS87C520-QCL 0 ˚C to +70˚C 33 44 PLCC DS87C520-QCL+ 0 ˚C to +70˚C 33 44 PLCC DS87C520-ECL 0˚C to +70 ˚C 33 44 TQFP DS87C520-ECL+ 0 ˚C to +70˚C 33 44 TQFP DS87C520-MNL -40 ˚C to +85˚C 33 40 Plastic DIP DS87C520-MNL+ -40 ˚C to +85˚C 33 40 Plastic DIP DS87C520-QNL -40 ˚C to +85˚C 33 44 PLCC DS87C520-QNL+ -40 ˚C to +85˚C 33 44 PLCC DS87C520-ENL -40 ˚C to +85˚C 33 44 TQFP DS87C520-ENL+ -40 ˚C to +85˚C 33 44 TQFP DS87C520-WCL* 0 ˚C to +70˚C 33 40 Windowed CERDIP DS83C520-MCL 0 ˚C to +70˚C 33 40 Plastic DIP DS83C520-MCL+ 0 ˚C to +70˚C 33 40 Plastic DIP DS83C520-QCL 0 ˚C to +70˚C 33 44 PLCC DS83C520-QCL+ 0 ˚C to +70˚C 33 44 PLCC DS83C520-ECL 0˚C to +70 ˚C 33 44 TQFP DS83C520-ECL+ 0 ˚C to +70˚C 33 44 TQFP DS83C520-MNL -40 ˚C to +85˚C 33 40 Plastic DIP DS83C520-MNL+ -40 ˚C to +85˚C 33 40 Plastic DIP DS83C520-QNL -40 ˚C to +85˚C 33 44 PLCC DS83C520-QNL+ -40 ˚C to +85˚C 33 44 PLCC DS83C520-ENL -40 ˚C to +85˚C 33 44 TQFP DS83C520-ENL+ -40 ˚C to +85˚C 33 44 TQFP + Denotes a lead(Pb)-free/RoHS-compliant device. * The windowed ceramic DIP package is intrinsically lead(Pb) free.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 3 of 43

DESCRIPTION

The DS87C520/DS83C520 EPROM/ROM high-speed microcontrollers are fast 8051-compatible microcontrollers. They feature a redesigned processor core without wast ed clock and memory cycles. As a result, the devices execute every 8051 instruction between 1.5 and 3 times faster than the original for the same crystal speed. Typical applications will see a speed improvement of 2.5 times using the same code and the same crystal. The DS87C520/DS83C 520 offer a maximum crystal speed of 33MHz, resulting in apparent execution speeds of 82.5MHz (approximately 2.5X). The DS87C520/DS83C520 are pin compatible with all th ree packages of the standard 8051, and include standard resources such as three timer/counters, serial port, and four 8-bit I/O ports. They feature 16kB of EPROM or mask ROM with an extra 1kB of da ta RAM. Both OTP and windowed packages are available. Besides greater speed, the microcontroller includes a second full hardware serial port, seven additional interrupts, programmable Watchdog Timer, Brownout M onitor, and Power-Fail Re set. The device also provides dual data pointers (DPTRs) to speed block data memory moves. It also can adjust the speed of MOVX data memory access from two to nine machine cycles for flexibility in selecting external memory and peripherals. A new Power Management Mode (PMM) is useful for por table applications. This feature allows software to select a lower speed clock as the main time base. While normal operation has a machine cycle rate of 4 clocks per cycle, the PMM runs the processor at 64 or 1024 clocks per cycle. For example, at 12MHz, standard operation has a machine cy cle rate of 3MHz. In Power Management Mode, software can select either 187.5kHz or 11.7kHz machine cycle rate. There is a corresponding reduction in power consumption when the processor runs slower. The EMI reduction feature allows software to select a reduced emission mode. This disables the ALE signal when it is unneeded. The DS83C520 is a factory mask ROM version of the DS87C520 designed fo r high-volume, cost- sensitive applications. It is iden tical in all respects to the DS87C 520, except that the 16kB of EPROM is replaced by a user-supplied application program. All references to features of the DS87C520 will apply to the DS83C520, with the exception of EPROM-specific features where noted. Please contact your local Dallas Semiconductor sales representative for ordering information

Figure 1. Block Diagram power-up, as the device provides this function internally. serves as the output of the crystal amplifier. when external ROM is not being accessed.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 5 of 43 PIN DESCRIPTION (continued) PIN DIP PLCC TQFP NAME FUNCTION 30 33 27 ALE Address Latch Enable Output. The ALE functions as a clock to latch the external address LSB from the multiplexed address/data bus on Port 0. This signal is commonly connected to the latch enable of an external 373 family transparent latch. ALE has a pulse width of 1.5 XTAL1 cycles and a period of four XTAL1 cycles. ALE is forced high when the DS87C520/DS83C520 are in a reset condition. ALE can also be disabled and forced high by writing ALEOFF = 1 (PMR.2). ALE operates independently of ALEOFF during external memory accesses. 39 43 37 P0.0 (AD0) 38 42 36 P0.1 (AD1) 37 41 35 P0.2 (AD2) 36 40 34 P0.3 (AD3) 35 39 33 P0.4 (AD4) 34 38 32 P0.5 (AD5) 33 37 31 P0.6 (AD6) 32 36 30 P0.7 (AD7) Port 0 (AD0–7), I/O. Port 0 is an open-drain, 8-bit, bidirectional I/O port. As an alternate function Port 0 can function as the multiplexed address/data bus to access off-chip memory. During the time when ALE is high, the LSB of a memory address is presented. When ALE falls to a logic 0, the port transitions to a bidirectional data bus. This bus is used to read external ROM and read/write external RAM memory or peripherals. When used as a memory bus, the port provides active high drivers. The reset condition of Port 0 is tri-state. Pullup resistors are required when using Port 0 as an I/O port. 1 2 40 P1.0 2 3 41 P1.1 3 4 42 P1.2 4 5 43 P1.3 5 6 44 P1.4 6 7 1 P1.5 7 8 2 P1.6 8 9 3 P1.7 Port 1, I/O. Port 1 functions as both an 8-bit, bidirectional I/O port and an alternate functional interface for Timer 2 I/O, new External Interrupts, and new Serial Port 1. The reset condition of Port 1 is with all bits at a logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input state; a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the DS87C520/DS83C520 will activate a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 will cause a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes the output high (and input) state. The alternate modes of Port 1 are out-lines as follows. Port Alternate Function P1.0 T2 External I/O for Timer/Counter 2 P1.1 T2EX EX Timer/Counter 2 Capture/Reload Trigger P1.2 RXD1 Serial Port 1 Input P1.3 TXD1 Serial Port 1 Output P1.4 INT2 External Interrupt 2 (Positive Edge Detect) P1.5 INT3 External Interrupt 3 (Negative Edge Detect) P1.6 INT4 External Interrupt 4 (Positive Edge Detect) P1.7 INT5 External Interrupt 5 (Negative Edge Detect)

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 6 of 43 PIN DESCRIPTION (continued) PIN DIP PLCC TQFP NAME FUNCTION 21 24 18 P2.0 (A8) 22 25 19 P2.1 (A9) 23 26 20 P2.2 (A10) 24 27 21 P2.3 (A11) 25 28 22 P2.4 (A12) 26 29 23 P2.5 (A13) 27 30 24 P2.6 (A14) 28 31 25 P2.7 (A15) Port 2 (A8–15), I/O. Port 2 is a bidirectional I/O port. The reset condition of Port 2 is logic high. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the DS87C520/DS83C520 will activate a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 will cause a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes both the output high and input state. As an alternate function Port 2 can function as MSB of the external address bus. This bus can be used to read external ROM and read/write external RAM memory or peripherals. 10 11 5 P3.0 11 13 7 P3.1 12 14 8 P3.2 13 15 9 P3.3 14 16 10 P3.4 15 17 11 P3.5 16 18 12 P3.6 17 19 13 P3.7 Port 3, I/O. Port 3 functions as both an 8-bit, bidirectional I/O port and an alternate functional interface for External Interrupts, Serial Port 0, Timer 0 and 1 Inputs, and RD and WR strobes. The reset condition of Port 3 is with all bits at a logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port will overcome the weak pullup. When software writes a 0 to any port pin, the DS87C520/DS83C520 will activate a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 will cause a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes both the output high and input state. The alternate modes of Port 3 are outlined below. Port Alternate Mode P3.0 RXD0 Serial Port 0 Input P3.1 TXD0 Serial Port 0 Output P3.2 INT0 External Interrupt 0 P3.3 INT1 External Interrupt 1 P3.4 T0 Timer 0 External Input P3.5 T1 Timer 1 External Input P3.6 WR External Data Memory Write Strobe P3.7 RD External Data Memory Read Strobe 31 35 29 EA External Access Input, Active Low. Connect to ground to force the DS87C520/DS83C520 to use an external ROM. The internal RAM is still accessible as determined by register settings. Connect EA to V CC to use internal ROM. — 12, 34 6, 28 N.C. Not Connected. These pins should not be connected. They are reserved for use with future devices in this family.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 7 of 43 COMPATIBILITY The DS87C520/DS83C520 are fully static CMOS 8051-co mpatible microcontrollers designed for high performance. In most cases, the DS87C520/DS83C520 can drop into an existing socket for the 8xc51 family to improve the operation significantly. While remaining familiar to 8051 family users, the devices have many new features. In genera l, software written for existing 8051-based systems works without modification on the DS87C520/DS83C520. The exception is critical timing since the high-speed microcontrollers performs instructions much faster than the original for any given crystal selection. The DS87C520/DS83C520 run the standard 8051 family instru ction set and are pin co mpatible with DIP, PLCC, or TQFP packages. The DS87C520/DS83C520 provide three 16-bit timer/counter s, full-duplex serial port (2), 256 bytes of direct RAM plus 1kB of extra MOVX RAM. I/O por ts have the same operation as a standard 8051 product. Timers will default to a 12-clock per cycle operation to keep their timing compatible with original 8051 family systems. However, timers are individually programmable to run at the new four clocks per cycle if desired. The PCA is not supported. The DS87C520/DS83C520 provide several new hardware features implemented by new special function registers. A summary of these SFRs is provided below. PERFORMANCE OVERVIEW The DS87C520/DS83C520 feature a high-speed 8051-compatible core. Higher speed comes not just from increasing the clock frequency but also from a newer, more efficient design. This updated core does not have the dummy memory cycles that are present in a standard 8051. A conventional 8051 generates machine cycles usi ng the clock frequency divided by 12. In the DS87C520/DS83C520, the same machine cycle takes 4 cl ocks. Thus the fastest instruction, 1 machine cycle, executes three times faster for the same crystal frequency. Note that these are identical instructions. The majority of instructions on the DS87C520/DS 83C520 will see the full 3-to-1 speed improvement. Some instructions will ge t between 1.5 and 2.4 to 1 improvement. All instructions are faster than the original 8051. The numerical average of all opcodes gives approximately a 2.5 to 1 speed improvement. Improvement of individual programs will depend on the actual instructions used. Speed-sensitive applications would make the most use of instructions that are three times faster. However, the sheer number of 3 to 1 improved opcodes makes dramatic speed improvements likely for any code. These architecture improvements produce a peak instruction cycle in 121ns (8.25 MIPs). The Dual Data Pointer feature also allows the user to eliminate wasted instructions when moving blocks of memory. INSTRUCTION SET SUMMARY All instructions perform the same functions as their 8051 c ounterparts. Their effect on bits, flags, and other status functions is identical. However, the timing of each instruc tion is different. This applies both in absolute and relative number of clocks. For absolute timing of real-time events, the timing of software loops can be calculated using a table in the High-Speed Microcontroller User’s Guide. However, counter/timers default to run at the older 12 clocks per increment. In this way, timer-based events occur at the standard intervals with software executing at higher speed. Timers optionally can r un at 4 clocks per increment to ta ke advantage of faster processor operation.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 8 of 43 The relative time of two instructions might be different in the new architecture than it was previously. For example, in the original architecture, the “MOVX A, @DPTR” instruction and the “MOV direct, direct” instruction used two machine cycles or 24 oscillator cycles. Therefore, they required the same amount of time. In the DS87C520/DS83C520, the MOVX instruction take s as little as two machine cycles or eight oscillator cycles but the “MOV direct, direct” uses three machine cycles or 12 oscillator cycles. While both are faster than their original counterparts, they now have differe nt execution times. This is because the DS87C520/DS83C520 usually use one instruction cycle for each instruction byte. The user concerned with precise program timing should examine the timing of each instruction for familiarity with the changes. Note that a machine cycl e now requires just 4 clocks, and pr ovides one ALE pulse per cycle. Many instructions require only one cycle, but some require five. In the original architecture, all were one or two cycles except for MUL and DIV. Refer to the High-Speed Microcontroller User’s Guide for details and individual instruction timing. SPECIAL FUNCTION REGISTERS Special Function Registers (SFRs) control most special features of th e DS87C520/DS83C520. This allows the DS87C520/DS83C520 to have many new features but use the same instruction set as the 8051. When writing software to use a new feature, an equa te statement defines the SFR to an assembler or compiler. This is the only change needed to access the new function. The DS87C520/DS83C520 duplicate the SFRs containe d in the standard 80C52. Table 1 shows the regist er addresses and bit locations. T he High-Speed Microcontroller User’s Guide describes all SFRs.

Table 1. Special Function Register Locations Note: New functions are in bold.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 10 of 43 MEMORY RESOURCES Like the 8051, the DS87C520/DS83C520 use three memory areas. The total memory configuration of the DS87C520/DS83C520 is 16kB of ROM, 1kB of data SRAM and 256 bytes of scratchpad or direct RAM. The 1kB of data space SRAM is read/write accessi ble and is memory mapped. This on-chip SRAM is reached by the MOVX instruction. It is not used for executable memory. The scratchpad area is 256 bytes of register mapped RAM and is identical to the RAM found on the 80C52. There is no conflict or overlap among the 256 bytes and the 1kB as they use different addressing modes and separate instructions. OPERATIONAL CONSIDERATION The erasure window of the windowed CERDIP should be covered without regard to the programmed/unprogrammed state of the EPROM. Otherw ise, the device may not meet the AC and DC parameters listed in the data sheet. PROGRAM MEMORY ACCESS On-chip ROM begins at address 0000h and is con tiguous through 3FFFh (16kB). Exceeding the maximum address of on-chip ROM will cause the device to access off-chip memory. However, the maximum on-chip decoded address is selectable by software using th e ROMSIZE feature. Software can cause the DS87C520/DS83C520 to behave like a device w ith less on-chip memory. This is beneficial when overlapping external memory, such as Flash, is used. The maximum memory size is dynamically variable. Thus a portion of memory can be removed from the memory map to access off-chip memory, and then restored to access on-chip memory. In fact, all of the on-chip memory can be removed from the memory map allowing the full 64kB memory space to be addressed from off-chip memory. ROM addresses that are larger than the selected maximum are automatically fetched from outside the part via Ports 0 and 2. A depiction of the ROM memory map is shown in Figure 2. The ROMSIZE regis ter is used to select the maxi mum on-chip decoded address for ROM. Bits RMS2, RMS1, RMS0 have the following effect. RMS2 RMS1 RMS0 MAXIMUM ON-CHIP ROM ADDRESS 0 0 0 0kB 0 0 1 1kB/03FFh 0 1 0 2kB/07FFh 0 1 1 4kB/0FFFh 1 0 0 8kB/1FFFh 1 0 1 16kB (default)/3FFFh 1 1 0 Invalid—reserved 1 1 1 Invalid—reserved The reset default condition is a maximum on-chip ROM address of 16kB. Thus no action is required if this feature is not used. When accessing external pr ogram memory, the first 16kB would be inaccessible. To select a smaller effective ROM size, software must alter bits RMS2–RMS0. Altering these bits requires a Timed-Access procedure as explained later. Care should be taken so that ch anging the ROMSIZE register does not corrupt program execution. For example, assume that the DS87C520/DS83C520 are executing instructions from internal program memory near the 12kB boundary (~3000h) and that the RO MSIZE register is currently configured for a

Off-chip memory is accessed using the multiplexed address/data bus on P0 and the MSB address on P2. when Ports 0 and 2 fetch from external ROM. Figure 2. ROM Memory Map area as though it was located off-chip. The 1kB of SRAM is between address 0000h and 03FFh.

addresses for other hardware and still have full compatibility. reach off-chip devices at the same addresses. Th e control bits are DME1 (PMR.1) and DME0 (PMR.0). Table 2. Data Memory Access Control running if desired. The bits are read only. peripherals such as LCDs or UARTs that are slow. The Stretch MOVX is controlled by the Clock Control Register at SFR location 8Eh as described below. change this value depending on the particular memory or peripheral. On reset, the Stretch value will de fault to a 1, resulting in a three- cycle MOVX for any external access.

only way to slow program memory (ROM) access is to use a slower crystal. related timing. Also, setup and hold times are increased by 1 clock when using any Stretch greater than 0. Table 3. Data Memory Cycle Stretch Values way to accomplish this. All DPTR-related instructions use the currently selected DPTR for any activity. Data Pointer saves code from needing to save source and destination addresses when doing a block move.

feature several enhancements to Stop mode that make it more useful. below). The speeds are (Clock/64) and (Clock/1024). PMM 1 eliminates most of the power consumption wh ile still allowing a reasonable speed of processing. reason to use Idle mode in new designs. Table 4. Machine Cycle Rate Table 5. Typical Operating Current in PMM

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 15 of 43 CRYSTAL-LESS PMM A major component of power consumption in PMM is the crystal amplifier circuit. The DS87C520/DS83C520 allow the user to switch CPU operati on to an internal ring oscillator and turn off the crystal amplifier. The CPU would then have a clock source of approximately 2MHz to 4MHz, divided by either 4, 64, or 1024. The ring is not accurate, so software cannot perform precision timing. However, this mode allows an additional saving of between 0.5mA and 6.0mA, depending on the actual crystal frequency. While this saving is of l ittle use when runni ng at 4 clocks per instruction cy cle, it makes a major contribution when running in PMM1 or PMM2. PMM OPERATION Software invokes the PMM by setting the appropriate bits in the SFR area. The basic choices are divider speed and clock source. There are three speeds (4, 64, and 1024) and two clock sources (crystal and ring). Both the decisions and the controls are separate. Software will typically select the clock speed first. Then, it will perform the switch to ring operat ion if desired. Lastly, software ca n disable the crystal amplifier if desired. There are two ways of exiting PMM. Software can re move the condition by reversing the procedure that invoked PMM or hardware can (opti onally) remove it. To resume ope ration at a divide -by-4 rate under software control, simply select 4 clocks per cycle, then crystal- based operation if relevant. When disabling the crystal as the time base in favor of the ring oscillator, there are timing restrictions associated with restarting the crystal operation. Details are described below. There are three registers containing bits that are concerned with PMM functions. They are Power Management Register (PMR; C4h), Status (STATUS; C5h), and External Interrupt Flag (EXIF; 91h). Clock Divider Software can select the instruction cycle rate by selecting bits CD1 (PMR.7) and CD0 (PMR.6) as follows: CD1 CD0 CYCLE RATE 0 0 Reserved 0 1 4 clocks (default) 1 0 64 clocks 1 1 1024 clocks The selection of instruction cycle rate will take effect after a delay of one instruction cycle. Note that the clock divider choice applies to all functions incl uding timers. Since baud rates are altered, it will be difficult to conduct serial communication while in PMM. There are minor restrictions on accessing the clock selection bits. The processor must be running in a 4-clock state to select either 64 (PMM1) or 1024 (PMM2) clocks. This means software cannot go direc tly from PMM1 to PMM2 or visa versa. It must return to a 4-clock rate first.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 16 of 43 Switchback To return to a 4-clock rate from PMM, software can simply select the CD1 and CD0 clock control bits to the 4 clocks per cycle state. However, the DS87C 520/DS83C520 provide several hardware alternatives for automatic Switchback. If Switchback is enabled, then the device will automatically return to a 4-clock per cycle speed when an interrupt occurs from an enabled, valid external interrupt source. A Switchback will also occur when a UART detects the beginning of a se rial start bit if the serial receiver is enabled (REN = 1). Note the beginning of a st art bit does not generate an interr upt; this occurs on reception of a complete serial word. The automatic Switchback on detection of a start bit allows hardware to correct baud rates in time for a proper serial reception. A switchback will also occur when a byte is written to SBUF0 or SBUF1 for transmission. Switchback is enabled by setting the SWB bit (PMR.5) to a 1 in software. For an external interrupt, Switchback will occur only if the interrupt source coul d really generate the interrupt. For example, if INT0 is enabled but has a low priority se tting, then Switchback will not occur on INT0 if the CPU is servicing a high priority interrupt. Status Information in the Status register assists decisions about switching into PMM. This register contains information about the level of active interrupts and the activity on the serial ports. The DS87C520/DS83C520 support three levels of interrupt priority. These levels are Power-fail, High, and Low. Bits STATUS.7-5 indicate the service status of each level. If PIP (Power-fail Interrupt Priority; STATUS. 7) is a 1, then the processor is servicing th is level. If either HIP (High Interrupt Priority; STATUS.6) or LIP (Low Interrupt Priority; STATUS.5) is high, then the corresponding level is in service. Software should not rely on a lower priority level interrupt source to remove PMM (Switchback) when a higher level is in service. Check the current priority service level before entering PMM. If the current service level locks out a desired Switchback source, then it would be advisable to wait until this condition clears before entering PMM. Alternately, software can prevent an undesired exit from PMM by entering a low priority interrupt service level before entering PMM. This will prevent other low priority interrupts from causing a Switchback. Status also contains information about the state of the serial ports . Serial Port 0 Receive Activity (SPRA0;STATUS.0) indicates a serial word is being received on Serial Port 0 when this bit is set to a 1. Serial Port 0 Transmit Activity (SPT A0; STATUS.1) indicates that the se rial port is still shifting out a serial transmission. STATUS.2 and STATUS.3 provide the same info rmation for Serial Port 1, respectively. These bits should be interrogated before entering PMM1 or PMM2 to ensure that no serial port operations are in progress. Changing the clock di visor rate during a serial transmission or reception will corrupt the operation.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 17 of 43 Crystal/Ring Operation The DS87C520/DS83C520 allow software to choose the cl ock source as an independent selection from the instruction cycle rate. The user can select cr ystal-based or ring oscillator-based operation under software control. Power-on reset default is the crys tal (or external clock) source. The ring may save power depending on the actual crystal speed. To save still more power, software can then disable the crystal amplifier. This process requires two steps. Reversing the process also requires two steps. The XT/ RG bit (EXIF.3) selects the crystal or ring as the clock source. Setting XT/ RG = 1 selects the crystal. Setting XT/ RG = 0 selects the ring. The RGMD (EXIF.2) bi t serves as a status bit by indicating the active clock source. RGMD = 0 indicates the CPU is running from the crystal. RGMD = 1 indicates it is running from the ring. When operating from the ring, disable the crystal amplifier by setting the XTOFF bit (PMR.3) to 1. This can only be done when XT/ RG = 0. When changing the clock source, the selection will take effect after a one-instruction cycle delay. This applies to changes from crystal to ri ng and vise versa. However, this assumes that the crystal amplifier is running. In most cases, when the ring is active, software previously disabled the crystal to save power. If ring operation is being used and the system must switch to crystal operation, th e crystal must first be enabled. Set the XTOFF bit to 0. At this time, the crystal oscillation will begin. The DS87C520/DS83C520 then provide a warm -up delay to make certain th at the frequency is stable. Hardware will set the XTUP bit (STATUS.4) to a 1 wh en the crystal is ready for use. Then software should write XT/ RG to 1 to begin operating from the cr ystal. Hardware prevents writing XT/ RG to 1 before XTUP=1. The delay between XTOFF = 0 and XT UP = 1 will be 65,536 crystal clocks in addition to the crystal cycle startup time. Switchback has no effect on the clock source. If software selects a redu ced clock divider and enables the ring, a Switchback will only restore the divider spee d. The ring will remain as the time base until altered by software. If there is serial activity, Switchback usually occurs with enough time to create proper baud rates. This is not true if the crystal is off and the CPU is running from the ring. If sending a serial character that wakes the system from crystal-less PMM, then it should be a dummy character of no importance with a subsequent delay for crystal startup. Figure 3 illustrates a typical deci sion set associated with PMM. Table 6 is a summary of the bits relating to PMM and its operation.

Table 6. PMM Control and Status Bit Summary

Figure 3. Invoking and Clearing PMM

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 20 of 43 IDLE MODE Setting the lsb of the Power Control register (PCON; 87h) invokes the Idle mode. Idle will leave internal clocks, serial ports and timers running. Power consum ption drops because the CP U is not active. Since clocks are running, the Idle power consumption is a function of crystal frequency. It should be approximately one-half the operational power at a given frequency. The CPU can exit the Idle state with any interrupt or a reset. Idle is available for backward software compatibility. The system can now reduce power consumption to below Idle levels by using PMM1 or PMM2 and running NOPs. STOP MODE ENHANCEMENTS Setting Bit 1 of the Power Control re gister (PCON; 87h) invokes the Stop mode. Stop mode is the lowest power state since it turns off all internal clocking. The I CC f a standard Stop mode is approximately 1 A (but is specified in the Electrical Specifications). The CPU will exit St op mode from an eternal interrupt or a reset condition. Internally generated interrupts (timer, serial port, Watchdog) are not useful since they require clocking activity. The DS87C520/DS83C520 provide two enhancements to the Stop mode. As documented below, the device provides a bandgap reference to determine Power-Fail Interrupt and Reset thresholds. The default state is that the bandgap reference is off while in Stop mode. This a llows the extremely low-power state mentioned above. A user can optionally choose to ha ve the bandgap enabled during Stop mode. With the bandgap reference enabled, PFI and Power-fail Reset are functional and are a valid means for leaving Stop mode. This allows software to detect and compensate for a br ownout or power supply sag, even when in Stop mode. In Stop mode with the bandgap enabled, I CC will be approximately 50 A compared with 1A with the bandgap off. If a user does not require a Power-fail Reset or Interrupt while in Stop mode, the bandgap can remain disabled. Only the most power-sensitive applications should turn off the bandgap, as this results in an uncontrolled power-down condition. The control of the bandgap reference is located in the Extended Interrupt Flag register (EXIF; 91h). Setting BGS (EXIF.0) to a 1 will keep the bandgap reference enabled during Stop mode. The default or reset condition is with the bit at a logic 0. This re sults in the bandgap being off during Stop mode. Note that this bit has no control of the reference during full power, PMM, or Idle modes. The second feature allows an additional power saving option while also making Stop easier to use. This is the ability to start instantly when exiting Stop mode. It is the internal ring oscillator that provides this feature. This ring can be a clock source when exiting Stop mode in response to an interrupt. The benefit of the ring oscillator is as follows. Using Stop mode turns off the crystal oscillator and all intern al clocks to save power . This requires that the oscillator be restarted when exiting Stop mode. Actual startup time is crystal-dependent, but is normally at least 4ms. A common recommendation is 10 ms. In an application that will wake up, perform a short operation, then return to sleep, the crystal startup can be longer than the real transaction. However, the ring oscillator will start instantly. Running from the ring, the us er can perform a simple operation and return to sleep before the crystal has even started. If a user selects the ring to provide the startup clock and the processor remains running, hardware will automati cally switch to the crystal once a power-on reset interval (65,536 clocks) has expired. Hardware uses this value to a ssure proper crystal start even though power is not being cycled. The ring oscillator runs at approximately 2MHz to 4MHz but will not be a precise value. Do not conduct real-time precision operations (including seri al communication) dur ing this ring period. Figure 3 shows

is to exit Stop mode without using the ring oscillator. communication or precision timing while this bit is set, since the operating frequency is not precise. Figure 4. Ring Oscillator Exit from Stop Mode microcontroller allows software to disable ALE wh en not used by setting the ALEOFF (PMR.2) bit to 1.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 22 of 43 PERIPHERAL OVERVIEW The DS87C520/DS83C520 provide several of the most co mmonly needed peripheral functions in micro- computer-based systems. These new functions include a second serial port, pow er-fail reset, power-fail interrupt, and a programmable watchdog timer. These ar e described in the following paragraphs. More details are available in the High-Speed Microcontroller User’s Guide. SERIAL PORTS The DS87C520/DS83C520 provide a serial port (UART) that is identical to the 80C52. In addition it includes a second hardware serial por t that is a full duplicat e of the standard one. This port optionally uses pins P1.2 (RXD1) and P1.3 (TXD1). It has duplicate control functions included in new SFR locations. Both ports can operate simultaneously but can be at di fferent baud rates or even in different modes. The second serial port has similar contro l registers (SCON1 at C0h, SBUF1 at C1h) to the original. The new serial port can only use Timer 1 for timer generated baud rates. TIMER RATE CONTROL There is one important difference between the DS87C520/DS83C520 and 8051 regarding timers. The original 8051 used 12 clocks per cycle for timers as well as for machine cycles. The DS87C520/DS83C520 architecture normally uses four cloc ks per machine cycle. However, in the area of timers and serial ports, the DS87C520/DS83C520 will default to 12 clocks per cycle on reset. This allows existing code with real-time dependencies such as baud rates to operate properly. If an application needs higher speed timers or serial baud rates, the user can select individual timers to run at the 4-clock rate. The Clock Control register (CKCON;8Eh) determin es these timer speeds. When the relevant CKCON bit is a logic 1, the DS87C520/DS83C520 use 4 clocks per cycle to generate timer speeds. When the bit is a 0, the DS87C520/DS83C520 use 12 clocks for timer speeds. The reset condition Unless a user desires very fast timing, it is unnecessary to alter these bits. Note that the timer controls are independent. POWER-FAIL RESET The DS87C520/DS83C520 use a precision bandgap voltage reference to decide if VCC is out of tolerance. While powering up, the internal monitor circuit maintains a reset state until V CC rises above the V RST level. Once above this level, the monitor enables the crystal oscillat or and counts 65,536 clocks. It then exits the reset state. This power-on reset (POR) interval allows time for the oscillator to stabilize. A system needs no external components to generate a power-relate d reset. Anytime V CC drops below VRST, as in power failure or a power drop, the monitor will generate and hold a reset. It occurs automatically, needing no action from the software. Refer to the Electrical Specifications section for the exact value of VRST.

interrupt enable and software must manually clear it. can be (re)started by software. Software can select one of four timeout values. The n, it restarts the timer and enables the reset function. by a “Timed Access” circuit. This prevents errant software from accidentally clearing the Watchdog. e periods at 33MHz also are shown. interrupt flag 512 clocks before setting the reset flag. Software can optionally enable this interrupt source. respectively and they select the Watchdog timeout period as shown in Table 7. Table 7. Watchdog Timeout Values

Watchdog is a free running timer and does not require an enable. software uses to restart the Watchdog Timer. Setting th is bit restarts the timer for another full interval. Watchdog Interrupt using EWDI (EIE.4). The Special Function Register map is shown above. Table 8. Interrupt Sources and Priorities

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 25 of 43 TIMED-ACCESS PROTECTION It is useful to protect certain SFR bits from an accidental write operation. The Timed Access procedure stops an errant CPU from accidentally changing thes e bits. It requires that the following instructions precede a write of a protected bit. MOV 0C7h, #0Aah MOV 0C7h, #55h Writing an AAh then a 55h to the Timed Access register (location C7h) opens a 3-cycle window for write access. The window allows software to modify a protec ted bit(s). If these instructions do not immediately precede the write operation, then the write will not take effect. The protected bits are: EXIF.0 BGS Bandgap Select WDCON.6 POR Power-On Reset flag WDCON.1 EWT Enable Watchdog Reset WDCON.0 RWT Restart Watchdog WDCON.3 WDIF Watchdog Interrupt Flag ROMSIZE.2 RMS2 ROM Size Select 2 ROMSIZE.1 RMS1 ROM Size Select 1 ROMSIZE.0 RMS0 ROM Size Select 0 EPROM PROGRAMMING The DS87C520 follows standards for a 16kB EPROM version in the 8051 family. It is available in a UV- erasable, ceramic-windowed package and in plastic packages for one-t ime user-programmable versions. The part has unique signature info rmation so programmers can suppo rt its specific EPROM options. ROM-specific features are described later in this data sheet. Most commercially available device programmers will directly support Dallas Semiconductor microcontrollers. If your programmer does not, please contact the manufacturer for updated software. PROGRAMMING PROCEDURE The DS87C520 should run from a clock speed between 4MHz and 6MHz when being programmed. The programming fixture should apply address informati on for each byte to the address lines and the data value to the data lines. The control si gnals must be manipulated as shown in Table 9. The diagram in Table 5 shows the expected electrical connection for programming. Note that the programm er must apply addresses in demultiplexed fashion to Ports 1 and 2 with data on Port 0. Waveforms and timing are provided in the Electrical Specifications section. Program the DS87C520 as follows: 1) Apply the address value, 2) Apply the data value, 3) Select the programming option from Table 9 using the control signals, 4) Increase the voltage on VPP from 5V to 12.75V if writing to the EPROM, 5) Pulse the PROG signal five times for EPROM array and 25 times for encryption table, lock bits, and other EPROM bits, 6) Repeat as many times as necessary.

Table 9. EPROM Programming Modes Table 10. DS87C520 EPROM Lock Bits

2 P U U

reset. Allow no further programming of EPROM.

3 P P U

4 P P P Level 3 plus no external execution. access to this information as described in the Memory section.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 27 of 43 Encryption Array The Encryption Array allows an authorized user to verify EPROM without allowing the true memory to be dumped. During a verify, each byte is Exclusive NORed (XNOR) with a byte in the Encryption Array. This results in a true representation of the EPRO M while the Encryption is unprogrammed (FFh). Once the Encryption Array is programmed in a non-FFh state, the verify value will be encrypted. For encryption to be effective, the Encryption Array must be unknown to th e party that is trying to verify memory. The entire EPROM also should be a non-FFh state or the Encryption Array can be discovered. The Encryption Array is programmed as shown in Table 9. Note that the pr ogrammer cannot read the array. Also note that the verify operation always uses the Encryption Array. The array has no im pact while FFh. Simply programming the array to a non-FFh state will cause the encryption to function. OTHER EPROM OPTIONS The DS87C520 has user selectable opti ons that must be set before be ginning software execution. These options use EPROM bits rather than SFRs. Program the EPROM selectable options as shown in Table 9. The Option Register sets o r reads these selections. The bits in the Option Control Register have the following function: Bits 7 to 4 Reserved, program to a 1. Bit 3 Watchdog POR default. Set = 1; watc hdog reset function is disabled on power-up. Set = 0; watchdog reset function is enabled automatically. Bits 2 to 0 Reserved. Program to a 1. SIGNATURE The Signature bytes identify the product and progr amming revision to EPROM programmers. This information is at programming addresses 30h, 31h, and 60h. ADDRESS VALUE MEANING 30h DAh Manufacturer 31h 20h Model 60h 01h Extension

Figure 5. EPROM Programming Configuration The DS83C520 supports a subset of the EPROM features found on the DS87C520. and its status can only be determined by observing the operation of the device.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 29 of 43 DS83C520 ROM VERIFICATION The DS83C520 memory contents can be verified us ing a standard EPROM programmer. The memory address to be verified is placed on the pins shown in Figure 5, and the programming control pins are set to the lev els shown in Table 9. The data at that location is then asserted on port 0. DS83C520 SIGNATURE The Signature bytes identify the DS83C520 to EPROM programmers. This information is at programming addresses 30h, 31h, and 60h. Because mask ROM devices are not programmed in device programmers, most designers will find little use for the feature, and it is included only for compatibility. ADDRESS VALUE MEANING 30h DAh Manufacturer 31h 21h Model 60h 01h Extension

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 30 of 43 ABSOLUTE MAXIMUM RATINGS This is a stress rating only and functional operation of the devic e at these or any other conditi ons above those indicated in t he operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. DC ELECTRICAL CHARACTERISTICS (VCC = 4.5V, TA = -40°C to +85°C.) (Note 1) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Supply Voltage VCC 4.5 5.0 5.5 V 2 DS87C520 4.0 4.13 4.25 Minimum Operating Voltage DS83C520 VRST 4.0 4.13 4.275 V 2 Supply Current Active Mode at 33MHz I CC 30 45 mA 3 Supply Current Idle Mode at 33MHz I IDLE 15 25 mA 4 Supply Current Stop Mode, Bandgap Disabled (0°C to +70°C) 1 100 A 5 Supply Current Stop Mode, Bandgap Disabled (-40°C to +85°C) I STOP 1 150 A 5 Supply Current Stop Mode, Bandgap Enabled (0°C to +70°C) 50 170 μA 5 Supply Current Stop Mode, Bandgap Enabled (-40°C to +85°C) I SPBG 50 195 A 5 Input Low Level VIL -0.3 +0.8 V 2 Input High Level (except XTAL1 and RST) VIH 2.0 V CC + 0.3 V 2 Input High Level XTAL1 and RST V IH2 3.5 V CC + 0.3 V 2 Output Low Voltage, Ports 1 and 3 at I OL = 1.6mA VOL1 0.15 0.45 V 2 Output Low Voltage Ports 0 and 2, ALE, PSEN at IOL = 3.2mA VOL2 0.15 0.45 V 2 Output High Voltage Ports 1, 2, 3, ALE, PSEN at IOH = -50μA VOH1 2.4 V 2, 7 Output High Voltage Ports 1, 2, 3 at IOH = -1.5mA VOH2 2.4 V 2, 8 Output High Voltage Port 0, 2, ALE, PSEN in Bus Mode at I OH = -8mA VOH3 2.4 V 2, 6 Input Low Current Ports 1, 2, 3 at 0.45V I IL -70 μA 12

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 31 of 43 DC ELECTRICAL CHARACTERISTICS (continued) (VCC = 4.5V, TA = -40°C to +85°C.) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Transition Current from 1 to 0 Ports 1, 2, 3 at 2V ITL -800 μA 9 Input Leakage Port 0, and EA pins, I/O Mode IL -10 +10 μA 11 Input Leakage Port 0, Bus Mode IL -300 +300 μA 10 RST Pulldown Resistance RRST 50 200 k Note 1: All parameters apply to both commercial and industrial temperature operation, unless otherwise noted. Note 2: All voltages are referenced to ground. Note 3: Active current measured with 33MHz clock source on XTAL1, VCC = RST = 5.5V, other pins disconnected. Note 4: Idle mode current measured with 33MHz clock source on XTAL1, VCC = 5.5V, RST at ground, other pins disconnected. Note 5: Stop mode current measured with XTAL1 and RST grounded, VCC = 5.5V, all other pins disconnected. Note 6: When addressing external memory. This specification only applies to the first clock cycle following the transition. Note 7: RST = VCC. This condition mimics operation of pins in I/O mode. Port 0 is tri-stated in reset and when at a logic high state during I/O mode. Note 8: During a 0-to-1 transition, a one-shot drives the ports hard for two clock cycles. This measurement reflects port in transition mode. Note 9: Ports 1, 2, and 3 source transition current when being pulled down externally. It reaches its maximum at approximately 2V. Note 10: 0.45 < VIN < VCC. Not a high-impedance input. This port is a weak address holding latch in Bus Mode. Peak current occurs near the input transition point of the latch, approximately 2V. Note 11: 0.45 < VIN < VCC. RST = VCC. This condition mimics operation of pins in I/O mode. Note 12: This is the current required from an external circuit to hold a logic low level on an I/O pin while the corresponding port latch bit is set to 1. This is only the current required to hold the low level; transitions from 1 to 0 on an I/O pin will also have to overcome the transition current. TYPICAL ICC vs. FREQUENCY

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 32 of 43 AC ELECTRICAL CHARACTERISTICS (Note 1)

33 MHz VARIABLE CLOCK PARAMETER SYMBOL MIN MAX MIN MAX UNITS

External Oscillator 0 33 0 33 Oscillator Frequency External Crystal 1/tCLCL 1 33 1 33 MHz ALE Pulse Width tLHLL 40 1.5t CLCL-5 ns Port 0 Address Valid to ALE Low t AVLL 10 0.5t CLCL-5 ns Address Hold after ALE Low tLLAX1 (Note 2) (Note 2) ns ALE Low to Valid Instruction In t LLIV 43 2.5t CLCL-33 ns ALE Low to PSEN Low tLLPL 4 0.5t CLCL-11 ns PSEN Pulse Width tPLPH 55 2t CLCL-5 ns PSEN Low to Valid Instruction In tPLIV 37 2t CLCL-24 ns Input Instruction Hold after PSEN tPXIX 0 0 ns Input Instruction Float after PSEN tPXIZ 26 t CLCL-5 ns Port 0 Address to Valid Instruction In t AVIV1 59 3t CLCL-32 ns Port 2 Address to Valid Instruction In t AVIV2 68 3.5t CLCL-38 ns PSEN Low to Address Float tPLAZ (Note 2) (Note 2) ns Note 1: All parameters apply to both commercial and industrial te mperature range operation unless otherwise noted. Specifications to -40°C are guaranteed by design and are not production test ed. AC electrical characteristics are not 100% tested, but are characterized and guaranteed by design. All signals characterized with load capacitance of 80pF except Port 0, ALE, PSEN, RD, and WR with 100pF. Interfacing to memory devi ces with float time s (turn off times) over 25ns may cause contention. This will not damage the parts, but will c ause an increase in operating current. Specifications assume a 50% duty cycle for the oscillator. Po rt 2 and ALE timing will change in relation to duty cycle variation. Note 2: Address is driven strongly until ALE falls, and is then held in a weak latch until overdriven externally.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 33 of 43 MOVX CHARACTERISTICS VARIABLE CLOCK PARAMETER SYMBOL MIN MAX UNITS STRETCH 1.5tCLCL-5 tMCS=0 Data Access ALE Pulse Width t LHLL2 2tCLCL-5 ns tMCS>0 0.5tCLCL-5 tMCS=0 Port 0 Address Valid to ALE Low t AVLL2 tCLCL-5 ns tMCS>0 0.5tCLCL-10 tMCS=0 Address Hold after ALE Low for MOVX Write tLLAX2 tCLCL-7 ns tMCS>0 2tCLCL-5 tMCS=0 RD Pulse Width tRLRH tMCS-10 ns tMCS>0 2tCLCL-5 tMCS=0 WR Pulse Width t WLWH tMCS-10 ns tMCS>0 2t CLCL-22 t MCS=0 RD Low to Valid Data In tRLDV t MCS-24 ns tMCS>0 Data Hold After Read tRHDX 0 ns — t CLCL-5 t MCS=0 Data Float after Read tRHDZ 2t CLCL-5 ns tMCS>0 2.5t CLCL-31 t MCS=0 ALE Low to Valid Data In tLLDV t MCS+tCLCL-26 ns tMCS>0 3t CLCL-29 t MCS=0 Port 0 Address to Valid Data In t AVDV1 tMCS+2tCLCL- ns tMCS>0 3.5t CLCL-37 t MCS=0 Port 2 Address to Valid Data In t AVDV2 tMCS+2.5tCLCL- ns tMCS>0 0.5tCLCL-10 0.5t CLCL+5 t MCS=0 ALE Low to RD or WR Low t LLWL tCLCL-5 t CLCL+5 ns tMCS>0 tCLCL-9 tMCS=0 Port 0 Address to RD or WR Low t AVWL1 2tCLCL-7 ns tMCS>0 1.5tCLCL-17 tMCS=0 Port 2 Address to RD or WR Low t AVWL2 2.5tCLCL-16 ns tMCS>0 Data Valid to WR Transition t QVWX -6 ns — tCLCL-5 tMCS=0 Data Hold after Write tWHQX 2tCLCL-6 ns tMCS>0 RD Low to Address Float tRLAZ (Note 2) ns — -4 10 t MCS=0 RD or WR High to ALE High t WHLH tCLCL-5 t CLCL+5 ns tMCS>0 Note 1: tMCS is a time period related to the Stretch memory cycle selection. The following table shows the value of tMCS for each Stretch selection. Note 2: Address is driven strongly until ALE falls, and is then held in a weak latch until overdriven externally.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 34 of 43 MOVX CHARACTERISTICS (continued) M2 M1 M0 MOVX CYCLES t MCS 0 0 0 2 machine cycles 0 0 0 1 3 machine cycles (default) 4 tCLCL 0 1 0 4 machine cycles 8 tCLCL 0 1 1 5 machine cycles 12 tCLCL 1 0 0 6 machine cycles 16 tCLCL 1 0 1 7 machine cycles 20 tCLCL 1 1 0 8 machine cycles 24 tCLCL 1 1 1 9 machine cycles 28 tCLCL EXTERNAL CLOCK CHARACTERISTICS PARAMETER SYMBOL MIN TYP MAX UNITS Clock High Time tCHCX 10 ns Clock Low Time tCLCX 10 ns Clock Rise Time tCLCL 5 ns Clock Fall Time tCHCL 5 ns SERIAL PORT MODE 0 TIMING CHARACTERISTICS PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS SM2 = 0, 12 clocks per cycle 12t CLCL Serial Port Clock Cycle Time tXLXL SM2 = 1, 4 clocks per cycle 4t CLCL ns SM2 = 0, 12 clocks per cycle 10t CLCL Output Data Setup to Clock Rising tQVXH SM2 = 1, 4 clocks per cycle 3t CLCL ns SM2 = 0, 12 clocks per cycle 2t CLCL Output Data Hold from Clock Rising tXHQX SM2 = 1, 4 clocks per cycle t CLCL ns SM2 = 0, 12 clocks per cycle t CLCL Input Data Hold after Clock Rising t XHDX SM2 = 1, 4 clocks per cycle t CLCL ns SM2 = 0, 12 clocks per cycle 11t CLCL Clock Rising Edge to Input Data Valid tXHDV SM2 = 1, 4 clocks per cycle 3t CLCL ns

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 35 of 43 EXPLANATION OF AC SYMBOLS In an effort to remain compa tible with the original 8051 famil y, the DS87C520 and DS83C520 specify the same parameters as such devi ces, using the same symbols. For completeness, the following is an explanation of the symbols. t Time A Address C Clock D Input data H Logic level high L Logic level low I Instruction P PSEN Q Output data R RD signal V Valid W WR signal X No longer a valid logic level Z Tri-State POWER-CYCLE TIMING CHARACTERISTICS PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Cycle Startup Time tCSU 1.8 ms 1 Power-On Reset Delay tPOR 65,536 t CLCL 2 Note 1: Startup time for crystals varies with load capacitance and manufacturer. Time shown is for an 11.0592MHz crystal manufactured by Fox. Note 2: Reset delay is a synchronous counter of crystal oscillations after crystal startup. Counting begins when the level on the XTAL1 pin meets the VIH2 criteria. At 33MHz, this time is 1.99ms. EPROM PROGRAMMING AND VERIFICATION (VCC = 4.5V to 5.5V, TA = +21C to +27°C.) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Programming Voltage VPP 12.5 13.0 V 1 Programming Supply Current IPP 50 mA Oscillator Frequency 1/tCLCL 4 6 MHz Address Setup to PROG Low tAVGL 48t CLCL Address Hold after PROG tGHAX 48 t CLCL Data Setup to PROG Low tDVGL 48 t CLCL Data Hold after PROG tGHDX 48 t CLCL Enable High to VPP tEHSH 48 t CLCL VPP Setup to PROG Low tSHGL 10 μs VPP Hold after PROG tSHGL 10 μs PROG Width tGLGH 90 110 μs Address to Data Valid tAVQV 48 t CLCL Enable Low to Data Valid tELQV 48 t CLCL Data Float after Enable tEHQZ 0 48 t CLCL PROG High to PROG Low tGHGL 10 μs Note 1: All voltages are referenced to ground.

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 36 of 43

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 37 of 43 EXTERNAL PROGRAM MEMORY READ CYCLE EXTERNAL DATA MEMORY READ CYCLE tAVLL2

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 38 of 43 EXTERNAL DATA MEMORY WRITE CYCLE DATA MEMORY WRITE WITH STRETCH = 1

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 39 of 43 DATA MEMORY WRITE WITH STRETCH = 2 FOUR CYCLE DATA MEMORY WRITE STRETCH VALUE=2 EXTERNAL CLOCK DRIVE

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 40 of 43 SERIAL PORT MODE 0 TIMING SERIAL PORT 0 (SYNCHRONOUS MODE) HIGH SPEED OPER ATION SM2=1=>TXD CLOCK=XTAL/4

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 41 of 43 POWER-CYCLE TIMING EPROM PROGRAMMING AND VERIFICATION WAVEFORMS

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 42 of 43

PACKAGE INFORMATION

For the latest package outline information, go to www.maxim-ic.com/packages. PACKAGE TYPE PACKAGE CODE DOCUMENT NO.

44 TQFP C44+3 21-0293

40 CDIP J40-5 21-0384

40 PDIP P40+4 21-0044

44 PLCC Q44+9 21-0049

DS87C520/DS83C520 EPROM/ROM High-Speed Microcontrollers 43 of 43 DATA SHEET REVISION SUMMARY REVISION DESCRIPTION 110195 Prelimin ary release. 022097 1) Update ALE pin description. 2) Add note pertaining to erasure window. 3) Add note pertaining to internal MOVX SRAM. 4) Change Note 10 from RST = 5.5V to RST = VCC. 5) Change serial port mode 0 timing diagram label from tQVXL to tQVXH. 070698 1) Update PMM operating current estimates 2) Added note to clarify IIL specification. 3) Added note to prevent accidental corruption of Watchdog Timer count while changing counter length. 4) Changed minimum oscillator frequency to 1MHz when using external crystal. 5) Changed RST pulldown resistance from 170kto 200kmaximum. 6) Corrected “Data memory write with stretch” diagrams to show falling edge of ALE coincident with rising edge of C3 clock. 070300 1) Corrected P0 pinout description for TQFP package. 2) Clarified point at which reset delay begins. 040104 1) Removed “Preliminary” status. 2) Soldering temperature parameter now references JEDEC specification. 3) Added note to absolute maximums clarifying voltages referenced to ground. 4) Updated ICC, IIDLE, ISTOP, ISPBG, IIL, and ITL to incorporate errata conditions. 5) Added note clarifying DC electrical test conditions. 6) Added note clarifying VOH3 specification applies to first clock cycle following the transition. 7) Updated AC and MOVX electrical characteristics with final characterization values. Added tAVLL2 specification and corrected MOVX timing diagrams to show tAVLL2 instead of tAVLL. 070505 1) Added Pb-free/RoHS-compliant part numbers to Ordering Information table. 2) Deleted the “A” from the IPC/JEDEC J-STD-020 specification in the Absolute Maximum Ratings. 091605 1) In DC Electrical Characteristics table, added separate specification for DS83C520 VPFW. 2) Changed VRST max to from 4.25V to 4.275V for DS83C520 value. 022207 1) (Page 30) In the Absolute Maximum Ratings table, changed the operating range from 0C to +70C to -40C to +85C (correction for typographical error; this does not reflect a change in the device or device testing). 2) (Page 33) In the MOVX Characteristics table, added Note 2 and changed tRLAZ max from Note 1 to Note 2. 42 of 42 Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2007 Maxim Integrated Products The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.