DS2890V-000

DS2890 DALLAS | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 27

Technical content

FEATURES

/elevenoclock Single element 256-position linear taper potentiometer /elevenoclock Supports potentiometer terminal working voltages up to 11V /elevenoclock Potentiometer terminal voltage independent of supply voltage /elevenoclock Potentiometer wiper position controlled and read over minimal 1-Wire bus interface /elevenoclock 100 kΩ resistor element value /elevenoclock Provides 1-Wire and VDD power modes /elevenoclock Supports Conditional Search based on power-on default wiper position /elevenoclock Multiple DS2890’s can be identified on a common 1-Wire bus and operated independently /elevenoclock Unique factory lasered 64-bit registration number assures error free device selection and absolute part identity /elevenoclock Built-in multi-drop controller ensures compatibility with other 1-Wire Network products /elevenoclock Supports Overdrive mode which boosts communication speed up to 142 kbits per second /elevenoclock -40 oC to +85oC operating temperature range /elevenoclock 2.8V – 6.0V operating voltage range PIN ASSIGNMENT Top View 6-pin TSOC 1-WIRE GND VDD 4 RH WIPER RL 12 3GND 1-WIRE RH 123 Bottom View Flip Chip Package side view top view Visit www.dalsemi.com for Flip Chip pinout and mechanical data.

ORDERING INFORMATION

PART NUMBER RESISTANCE * PACKAGE DESCRIPTION DS2890-000 100 kΩ T0-92 DS2890P-000 100 kΩ 6-pin TSOC DS2890X-000 100 kΩ Flip Chip Pkg., Tape & Reel DS2890T-000 100 kΩ Tape & Reel of DS2890 DS2890V-000 100 kΩ Tape & Reel of DS2890P * Contact the factory for availability of alternate resistance values www.dalsemi.com PRELIMINARY DS2890 1-Wire® Digital Potentiometer

1-WIRE I/O 1-Wire bus interface. Open drain, requires external pull-up resistor. Range: 2.8V – 6.0V. See HARDWARE CONFIGURATION for pull-up resistor recommendations. RH I/O High end terminal of potentiometer resistor element. Range: 0V – 11.0V. Range independent of 1-Wire or VDD supply levels as well as the voltage levels applied to the other potentiometer terminals. RL I/O Low end terminal of potentiometer resistor element. Range: 0V – 11.0V. Range independent of 1-Wire or VDD supply levels as well as the voltage levels applied to the other potentiometer terminals. WIPER I/O Potentiometer wiper terminal. Range 0V – 11.0V. Range independent of 1-Wire or VDD supply levels as well as the voltage levels applied to the other potentiometer terminals. VDD PWR Auxiliary power supply input. Range: 2.8V – 6.0V GND PWR Ground

DESCRIPTION

The DS2890 is a linear taper digitally controlled potentiometer with 256 wiper positions. Device operation, including wiper position, is controlled over the single contact 1-Wire bus for the ultimate in electrical interface simplicity. With a wide 0–11 volt working voltage range for the potentiometer terminals, the DS2890 is ideal for a broad range of industrial and control applications. Potentiometer terminal voltage is independent of device supply voltage as well as the voltage applied to the other potentiometer terminals. Communication with the DS2890 follows the standard Dallas Semiconductor 1-Wire protocol and can be accomplished with minimal hardware such as a single port pin of a microcontroller. Multiple DS2890 devices can reside on a common 1-Wire bus and be operated independently of each other. Each DS2890 has its own unalterable 64-bit ROM registration number that is factory lasered into the chip. The registration number guarantees unique identification for absolute traceability and is used to address the device in a multi-drop 1-Wire Network environment. The DS2890 will respond to a 1-Wire Conditional Search command if the potentiometer wiper is set at the power-on default position. This feature enables the bus master to easily determine whether a potentiometer has gone through a power-on reset and needs to be re-configured with a required wiper position setting. The DS2890 supports two power modes: 1-Wire only mode in which device power is supplied parasitically from the 1-Wire bus or V DD mode where power is supplied from an external supply; when operating from VDD mode wiper resistance is reduced.

The DS2890 is a single element digital potentiometer; a block diagram of the device is shown in Figure 1. DD supply is applied within operating limits. Figure 1. DS2890 BLOCK DIAGRAM “TO-92 PACKAGE OPERATION” section.

Figure 3. 1-WIRE POTENTIOMETER FEATURE REGISTER REGISTER command is executed, see section “POTENTIOMETER FUNCTION COMMANDS”. contain multiple resistor elements. The format of the control register is shown in Figure 4.

Figure 4. POTENTIOMETER CONTROL REGISTER no change in device state will occur if an invalid control register value is sent.

very long. See Figure 5 for example configurations for both power modes. Figure 5. POWER SUPPLY CONFIGURATION OPTIONS are graphs of wiper resistance with the charge pump turned ON and OFF respectively.

Figure 8. TYPICAL WIPER RESISTANCE VS WIPER VOLTAGE,

READ CONTROL REGISTER [AAH] The Read Control Register command is used to obtain both the Control Register and potentiometer Feature Register. Following the Read Control Register command byte, the bus master reads 16 bits to obtain first the Feature Register byte and then the Control Register byte. The DS2890 will respond with 0’s to additional reads after the 8 bit of the Control Register byte. The Read Control Register command is terminated with a Reset pulse. WRITE CONTROL REGISTER [55H] The Write Control Register command is used to manipulate DS2890 state bits located in the Control Register. This command is used to set the potentiometer wiper address and charge pump state. The bus master follows the Write Control Register command byte with an 8-bit register value. Following the 8th bit of the register byte, the bus master reads back the 8-bit control value from the DS2890 to confirm that the device received the correct value (Note that if an invalid register value was received by the DS2890, the bus master will read all 1’s (FFh) during the read back sequence.). If a value other than FFh is read, the bus master determines if the DS2890 received the correct value. If an incorrect value is read back, the bus master must issue a Reset pulse and repeat the sequence. If the value read back is correct, the bus master then sends the 8-bit release code (96h). If the DS2890 accurately receives the release code, the Control Register is updated and the device will respond with 0’s to additional reads by the bus master. If an invalid release code is received, no change is made to the Control Register and the device will respond with 1’s to additional reads by the bus master. The Write Control Register command is terminated with a Reset pulse. INCREMENT [C3H] The Increment command is used for a one step position increase of the currently addressed potentiometer wiper. Although the DS2890 is a single element potentiometer, wiper addressing still applies and the Control Register wiper number used for addressing must be set accordingly. The bus master follows the Increment command byte with an 8-bit read to which the DS2890 will respond with the new 8-bit wiper position set point. No position change is made if the DS2890 wiper is at the maximum position (FFh) and an Increment command is received. One difference between the Increment/Decrement commands and other potentiometer functions is that upon completion of either of these commands, 1-Wire command processing remains at the potentiometer function level. As shown in Figure 16, additional potentiometer commands may be sent without going through the ROM function flow. DECREMENT [99H] The Decrement command is used for a one step position decrease of the currently addressed potentiometer wiper. Although the DS2890 is a single element potentiometer, wiper addressing still applies and the Control Register wiper number used for addressing must be set accordingly. The bus master follows the Decrement command byte with an 8-bit read to which the DS2890 will respond with the new 8-bit wiper position set point. No position change is made if the DS2890 wiper is at the minimum position (00h) and a Decrement command is received. One difference between the Increment/Decrement commands and other potentiometer functions is that upon completion of either of these commands, 1-Wire command processing remains at the potentiometer function level. As shown in Figure 16, additional potentiometer commands may be sent without going through the ROM function flow.

Figure 13. BUS MASTER WITH DS2480B DRIVER

• Initialization
• ROM Function Command
• Potentiometer Function Command
• Transaction/Data INITIALIZATION All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the slave(s). The presence pulse lets the bus master know that the DS2890 is on the bus and is ready to operate. For more details, see the “1-WIRE SIGNALING” section. ROM FUNCTION COMMANDS Once the bus master has detected a presence, it can issue one of the eight ROM function commands that the DS2890 supports. All ROM function commands are 8 bits long. A list of these commands follows (refer to Figure 18 and Figure 19 flowcharts): READ ROM [33H] This command allows the bus master to read the DS2890’s 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command should only be used if there is a single slave on the bus. If more than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same time (open drain will produce a wired-AND result). The resultant family code and 48-bit serial number read by the master will be invalid. MATCH ROM [55H] The match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a specific DS2890 on a multi-drop bus. Only the DS2890 that exactly matches the 64-bit ROM sequence will respond to the following memory function command. All slaves that do not match the 64-bit ROM sequence will wait for a reset pulse. This command can be used with a single or multiple devices on the bus.

SEARCH ROM [F0H] When a multi-drop system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their 64-bit ROM codes. The search ROM command allows the bus master to use a process of elimination to identify the 64-bit ROM codes of all slave devices on the bus. The search ROM process is the repetition of a simple 3-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this 3-step routine on each bit of the ROM. After one complete pass, the bus master knows the 64-bit ROM code of one device. Additional passes will identify the ROM codes of the remaining devices. See Chapter 5 of the Book of DS19xx iButton Standards for a comprehensive discussion of a search ROM, including an actual example. CONDITIONAL SEARCH ROM [ECH] The Conditional Search ROM command operates similarly to the Search ROM command except that only devices fulfilling the specified search condition will participate in the search. The device condition that will cause individual DS2890s to participate in a Conditional Search is a wiper position located at the power-on default setting (00h). This feature enables the bus master to easily determine whether a potentiometer has gone through a power-on reset and needs to be re-configured with a required wiper position setting. SKIP ROM [CCH] This command can save time in a single drop bus system by allowing the bus master to access potentiometer functions without providing the 64-bit ROM code. If more than one slave is present on the bus and, for example, a read command is issued following the Skip ROM command, data collision will occur on the bus as multiple slaves transmit simultaneously (open drain pull-downs will produce a wired- AND result). OVERDRIVE SKIP ROM [3CH] On a single-drop bus this command can save time by allowing the bus master to access the memory functions without providing the 64-bit ROM code. Unlike the normal Skip ROM command the Overdrive Skip ROM sets the DS2890 in the Overdrive Mode. All communication following this command code has to occur at Overdrive Speed until a reset pulse of minimum 480 µs duration resets all devices on the bus to regular speed. When issued on a multi-drop bus this command will set all Overdrive-supporting devices into Overdrive mode. To subsequently address a specific Overdrive-supporting device, a reset pulse at Overdrive speed has to be issued followed by a Match ROM or Search ROM command sequence. This will speed up the search process. If more than one Overdrive-supporting slave is present on the bus and the Overdrive Skip ROM command is followed by a read command, data collision will occur on the bus as multiple slaves transmit simultaneously (open drain pull-downs will produce a wire-AND result). OVERDRIVE MATCH ROM [69H] The Overdrive Match ROM command, followed by a 64-bit ROM sequence transmitted at Overdrive Speed, allows the bus master to address a specific DS2890 on a multi-drop bus and to simultaneously set it in Overdrive Mode. Only the DS2890 that exactly matches the 64-bit ROM sequence will respond to the subsequent potentiometer function command. Slaves already in Overdrive mode from a previous Overdrive Skip or a successful Overdrive Match command will remain in Overdrive mode. All Over- drive-capable slaves will return to regular speed at the next Reset Pulse of minimum 480 µs duration. The Overdrive Match ROM command can be used with a single or multiple devices on the bus.

RESUME COMMAND [A5H] In a typical application the DS2890 may be accessed several times to complete a control adjustment. In a multi-drop environment this means that the 64-bit ROM sequence of a Match ROM command has to be repeated for every access. To maximize the data throughput in a multi-drop environment the Resume Command function was implemented. As shown in Figure 19, this function checks the status of the RC flag and, if it is set, directly transfers control to the potentiometer functions, similar to a Skip ROM command. The only way to set the RC flag is through successfully executing the Match ROM, Search ROM, Conditional Search ROM, or Overdrive Match ROM command. Once the RC flag is set, the device can repeatedly be accessed through the Resume Command function. Accessing another device on the bus will clear the RC flag, preventing two or more devices from simultaneously responding to the Resume Command function. POTENTIOMETER FUNCTION EXAMPLE At regular speed with an auxiliary supply (V DD within range): turn on the charge pump, set the wiper position to mid-point, increment the wiper twice, and decrement the wiper once. MASTER MODE DATA (LSB FIRST) COMMENTS TX Reset Reset Pulse (480 - 960 µs) RX Presence Presence Pulse TX CCh Issue Skip ROM Command TX 55h Issue Write Control Register Command TX 4Ch Issue Control Register value for WN=0, CPC=1 RX <data byte> Read back Control Register value (4Ch) and verify TX 96h Issue Release Code to update Control Register RX <data bits> If 0’s are read, update was successful; if 1’s are read, the update failed TX Reset Reset Pulse (480 - 960 µs) RX Presence Presence Pulse TX CCh Issue Skip ROM Command TX 0Fh Issue Write Position Command TX 7Fh Write Wiper Position value RX <data byte> Read back Wiper Position byte and verify TX 96h Issue Release Code to update Wiper Position RX <data bits> If 0’s are read, update was successful; if 1’s are read, the update failed TX Reset Reset Pulse RX Presence Presence Pulse TX CCh Issue Skip ROM Command

timing applies to all waveforms. Figure 14. A Reset Pulse followed by a Presence Pulse indicates the DS2890 is ready to send or receive Mode and the Reset Pulse is no longer than 80 µs the device will remain in Overdrive Mode. hold the data line low at all.

b) Write-zero Time Slot 15µs RESISTOR MASTER (OD: 2µs) DS2890 60µs tLOW0 Sampling Window (OD: 6µs) REGULAR SPEED OVERDRIVE SPEED 60 µs ≤ tLOW0 < tSLOT < 120 µs 1 µs ≤ tREC < ∞ 6 µs ≤ tLOW0 < tSLOT < 16 µs 1 µs ≤ tREC < ∞ VPULLUP VPULLUP MIN VIH MIN VIL MAX tSLOT tREC c) Read-data Time Slot RESISTOR MASTER DS2890 Master Sampling Window REGULAR SPEED OVERDRIVE SPEED 60 µs ≤ tSLOT < 120 µs 1 µs ≤ tLOWR < 15 µs 0 ≤ tRELEASE < 45 µs 1 µs ≤ tREC < ∞ tRDV = 15 µs tSU < 1 µs 6 µs ≤ tSLOT < 16 µs 1 µs ≤ tLOWR < 2 µs 0 ≤ tRELEASE < 4 µs 1 µs ≤ tREC < ∞ tRDV = 2 µs tSU < 1 µs VPULLUP VPULLUP MIN VIH MIN VIL MAX tSLOT tREC tLOWR tSU tRDV tRELEASE *The optimal sampling point for the master is as close as possible to the end time of the t RDV period without exceeding tRDV. For the case of a Read-one time slot, this maximizes the amount of time for the pull-up resistor to recover the line to a high level. For a Read-zero time slot it ensures that a read will occur before the fastest 1-Wire device(s) release the line (t RELEASE = 0).

Figure 16. POTENTIOMETER FUNCTION COMMAND FLOW

Figure 17. POTENTIOMETER FUNCTION COMMAND FLOW (continued)

Figure 18. ROM FUNCTION COMMAND FLOW

Figure 19. ROM FUNCTION COMMAND FLOW (continued)

ELECTRICAL CHARACTERISTICS

Voltage on RH, RL, WIPER Relative to Ground -0.5V to +11.0V Voltage on Other Pins Relative to Ground -0.5V to +6.0V Operating Temperature -40 oC to +85oC Storage Temperature -55 oC to +125oC Soldering Temperature See J-STD-020A specification * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. RECOMMENDED DC OPERATING CONDITIONS -40°C ≤ TA ≤ +85°C PARAMETER SYMBOL MIN TYP MAX UNITS NOTES 1-Wire Pull-Up Voltage V PUP 2.8 6.0 V 1 2.8 6.0 V 1,2 Auxiliary Supply Voltage V DD -0.3 0.8 V 1,3 NOTES: 1. Voltages are referenced to ground 2. Range applicable when an auxiliary VDD supply is used 3. Range applicable when an auxiliary VDD supply is not used POTENTIOMETER CHARACTERISTIC 2.8V ≤ VPUP ≤ 6.0V, -40°C ≤ TA ≤ +85°C PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Resistor Terminal Voltage -0.3 11.0 V 1 End-to-End Total Resistance 100 kΩ End-to-End Resistance Tolerance -25 25 % 2 Wiper Resistance: R WIPER 3 Absolute Linearity ±0.6 LSB 4 Relative Linearity ±0.25 LSB 5 -3 dB cutoff frequency f CUTOFF 100 kHz Temperature Coefficient 800 ppm/ oC

NOTES: 1. Voltage is referenced to ground. 2. Valid at 25oC only. 3. Wiper resistance is a function of operating characteristics. See section “POTENTIOMETER WIPER RESISTANCE AND CHARGE PUMP CONSIDERATIONS” for R WIPER characteristics. 4. Absolute linearity is a measure of wiper output voltage versus expected wiper voltage as determined by wiper position. Relative linearity is a measure of the output deviation between successive potentiometer tap points. DC ELECTRICAL CHARACTERISTICS 2.8V ≤ VPUP ≤ 6.0V, -40°C ≤ TA ≤ +85°C PARAMETER SYMBOL MIN TYP MAX UNITS NOTES 1-Wire Input High V IH 2.2 V 1 1-Wire Input Low V IL -0.3 0.8 V 1,2 1-Wire Output High V OH VPUP 6.0 V 1,3 1-Wire Output Low @ 4 mA V OL 0.4 V 1 1-Wire Input Leakage Current I L 5 µA 4 VDD Input Current, Charge Pump OFF IDD 4.0 µA 5 VDD Input Current, charge Pump ON IDD 2.0 mA 6 NOTES: 1. Voltages are referenced to ground. 2. Under certain low voltage conditions V ILMAX may have to be reduced to as much as 0.5V to always guarantee a presence pulse. 3. VPUP is the external 1-Wire pull-up voltage. 4. Input load is to ground. 5. Input current when an auxiliary VDD supply is used and the charge pump is turned OFF. 6. Input current when an auxiliary VDD supply is used and the charge pump is turned ON.

AC ELECTRICAL CHARACTERISTICS - REGULAR 1-WIRE SPEED 2.8V ≤ VPUP ≤ 6.0V, -40°C ≤ TA ≤ +85°C PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Time Slot t SLOT 60 120 µs Write 1 Low Time t LOW1 11 5 µ s Write 0 Low Time t LOW0 60 120 µs Read Low Time t LOWR 11 5 µ s Read Data Valid t RDV 15 µs 1 Release Time t RELEASE 01 5 4 5 µ s Read Data Setup t SU 1µ s2 Recovery Time t REC 1µ s Reset High Time t RSTH 480 µs 3 Reset Low Time t RSTL 480 µs 4 Presence Detect High t PDH 15 60 µs Presence Detect Low t PDL 60 240 µs NOTES: 1. The optimal sampling point for the master is as close as possible to the end time of the 15 µs tRDV period without exceeding tRDV. For the case of a Read-one time slot, this maximizes the amount of time for the pull-up resistor to recover the line to a high level. For a Read-zero time slot it ensures that a read will occur before the fastest 1-Wire device(s) release the line (t RELEASE = 0). 2. Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is guaranteed to be valid within 1 µs of this falling edge. An additional reset or communication sequence cannot begin until the reset high time (tRSTH) has expired. 4. The reset low time (tRSTL) should be restricted to a maximum of 960 µs, to allow interrupt signaling, otherwise, it could mask or conceal interrupt pulses. AC ELECTRICAL CHARACTERISTICS - OVERDRIVE 1-WIRE SPEED 2.8V ≤ VPUP ≤ 6.0V, -40°C ≤ TA ≤ +85°C PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Time Slot t SLOT 61 6 µ s Write 1 Low Time t LOW1 12 µ s Write 0 Low Time t LOW0 61 6 µ s Read Low Time t LOWR 12 µ s Read Data Valid t RDV 2µ s 9 Release Time t RELEASE 01 . 54 µ s Read Data Setup t SU 1µ s4

AC ELECTRICAL CHARACTERISTICS - OVERDRIVE 1-WIRE SPEED 2.8V ≤ VPUP ≤ 6.0V, -40°C ≤ TA ≤ +85°C PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Recovery Time t REC 1µ s Reset High Time t RSTH 48 µs Reset Low Time t RSTL 48 80 µs Presence Detect High t PDH 26 µ s Presence Detect Low t PDL 82 4 µ s NOTES: 1. The optimal sampling point for the master is as close as possible to the end time of the 2 µs tRDV period without exceeding tRDV. For the case of a Read-one time slot, this maximizes the amount of time for the pull-up resistor to recover the line to a high level. For a Read-zero time slot it ensures that a read will occur before the fastest 1-Wire device(s) release the line (t RELEASE = 0). 2. Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is guaranteed to be valid within 1 µs of this falling edge. An additional reset or communication sequence cannot begin until the reset high time (tRSTH) has expired. 4. The reset low time (tRSTL) should be restricted to a maximum of 960 µs, to allow interrupt signaling, otherwise, it could mask or conceal interrupt pulses. CAPACITANCE TA = 25°C PARAMETER SYMBOL MIN TYP MAX UNITS NOTES 1-Wire Pin 800 pF 1 VDD Pin 10 pF Resistor Terminals 10 pF NOTE: 1. Capacitance on the 1-Wire pin could be 800 pF when power is first applied. If a 5 kΩ is used to pull up the 1-Wire line to VPUP, the capacitance will not affect communications after a 5 µs charge time.