DM2021 SANYO | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 7
Technical content
No.2674A ~DM2021 Ss ANYO 20 Characters X 2 Lines Liquid Crystal Dot Matrix Display Module Overview The DM2021 is a liquid crystal dot matrix display module that consists of LCD panel LCD-5121, LCD control driver LC7985NA, and driver SED1181 and is capable of providing 20 characters X2 lines display. It contains a controller, a data RAM, and a character generator ROM required for providing display. Data interfacing is in 4-bit parallel or 8-bit parallel and data can be written in or read from a microprocessor. General Specifications 1. Display method 15bias 1/16 duty 2. Display content 20 characters X 2 lines 3. Dots organizing 1 character 5X8 dots 4. Display data RAM 80 X 8 bits 5. Character generator ROM 160-character JIS font set + 32-character Refer to Table 1. 6. Character generator RAM 64X8bits 5xX7dots 8characters 7. Instruction function Refer to Table 2. 8. Circuit diagram Refer to Fig. 3. Outline 1. Module outline 116.0 (L) x 32.5 (W) X 10 (T) [mm] 2. View area 86.0X 15.5 [mm?] 3. Dot size 0.55 x 0.55 [mm’] 4. Dot pitch 0.625 X 0.625 [mm’] 5. Character size (5X8 dots) 3.05 X 4.925 [mm’] Absolute Maximum Ratings at Ta = 25°C unit Maximum Supply Voltage Vpp- Vss -0.3t0 +7 v Input Voltage Vi —0.3 to Vpp + 0.3 v LCD Drive Voltage Vpp-Vo —-0.3 to +13.3 v Operating Temperature Topr Oto+50 °C Storage Temperature Tstg -20to+70 °C Module Dimensions 5068 (unit: mm ) 3.70 # | | ooooono090N00900000 | Foe fil fcodod be 3 1 | OOOUCOUO0Q000I000000 $s eee goo00 ° — ot eq aan bn seit al [oe | ? 8a Goda yc 4{__poonn " 2 ———~ 153 . 2 Display pattern SANYO Electric Co.,Ltd. Semiconductor Business Headquarters ._ TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN 9080TA/0307KI,TS No.2674-1/7
Electro-optical Characteristics at Ta= 25°C, Vpp— Vss=5V unless otherwise specified min typ max unit Input ‘H’-Level Voltage Vin 2.2 Vpp v Input ‘L’-Level Voltage Vit 0 0.6 Vv Output ‘H’-Level Voltage Vou DBo to DB7,—IoH=0.2mA 24 Vpp Vv Output ‘L’-Level Voltage VoL DBo to DBz, — Io, =1.2mA 0 04 ov Pull-up MOS Current Ip DBo to DB7,RS,R/W 50 125 250) vA Current Dissipation Ipp No input/output current included (1.5) 3.0 mA Oscillation Frequency Fosc 190 270 350 kHz Viewing Angle 2-1 K=1.4,0=0° 20-30 deg. Contrast Ratio K g=20°,6=0° 3.0 Rise Time tr $= 20°,6=0° 200 300 ms Fall Time te $=20°,6=0° 300 450 ms LCD Drive Voltage Vpp-Vo Ta=0°C,¢=20°,0=0°.K23 44 45 46° °V (Recommended Value) Ta= 25°C, =20°,6=0°.K23 40 41 42 v (1) Test Condition for Response Time (t;, tp) ON Brightness 100% | alt 10% oT time (2) Definition of Contrast Ratio [K] K=82/B1 (%) BI Brightness curve of selected segment Brightness Be iz) ——— Brightness curve of nonselected segment ———— Operating voltage Drive Voltage ™) eee No.2674-2/7
(3) Contrast Ratio Measuring Method 2(6@=0) @ Light source Y #1 x x Z=(¢=0) Y Angles gand are defined as shown above. The light source is placed in the @ direction at an angle of 30° and the sensor is placed in the gdirection to measure the contrast. Pin Description [ No. [PinName[ Function
1 Vsg (—) power supply pin 0V
2 Vpp (+) power supply pin +5V
3 Vo Pin for applying LCD drive voltage
4 RS Input pin, HI= Data, LOW = Instruction
5 RW Input pin, HI= Read, LOW = Write
6 E Input pin, Enable signal
7 DBo
8 DB;
9 DBz
10 DB3
cel DB, Data bus line
12 DBs
14 DB7
No.2674-3/7
Timing Characteristics min typ max unit Enable Cycle Time teycE Figs.1,2 1000 ns Enable Pulse Width [High Level] Pwen 450 ns Enable Rise/Fall Time tern ter 25 ns SetupTime [RS/RW-E] tas 140 ns Address Hold Time . taH 10 ns Data Delya Time tppr 320 ns Data Setup Time tpsw 195 ns Data Hold Time tu(tpHR) 10(20) ns Write Operation : ra Zev ra tay [an pe, 2.2V Zw E o.ev o.ev 0.6v royce Fig.1 Interface Timing (Data Write) Read Operation 5 2.2V 2a a Rw 22 2.2V _—! |__| E 2.2v 2.2V 0.6V - te toon 0.6v 0.6V tye Fig.2 Interface Timing (Data Read) No.2674-4/7
Low-order bits} 0000/0010 0101 1070]1011])1100)1101 a0 bits { Ram xxx 0000 a xxxx010) je [eg TESTU Le [ea] = [ATI anu com [bE TEL ETE TS Te TPTETED xxxx1100 pela Je TLTSST TTT Tae [Es[TTE | noe FL eA 8 Ee | woot | & ti (Note) The CG RAM isa character generator RAM used to store the character patterns that can be program-rewritten, as desired, by the user. eee No.2674-5/7
Table 2 Instruction Function Instruction Code Contents Execution Time Clears all display and returns Display clear 1 | the cursor to the home position | 82ps to 1.64ms (address 0). Returns the cursor to the home position address 0). Also returns Cursor home the display being shifted to the | 40,8 to 1.6ms original position, The DD RAM contents remain unaffected. Sets the cursor move direction and specifies whether or not the Entry mode set, shift the display. These 40u8 operations are performed during data write and read. i : Sets all display ON/OFF (D), Display ON/OFF c cursor ON/OFF (C), cursor 40,8 position character blink (B). ; Moves the cursor and shifts the Cursoridisplay 1 |sc|Ra display without affecting the DD 40ps RAM contents. Sets the interface data length Function set 1|DL]N| F (DL), number of display lines (L), 4048 and character font (F). CO RAM add Sets the CG RAM address. RAM set address Ace data is sent/received after this 40s setting. DD RAM address Sets the DD RAM address. DD set App RAM data is sent/received after 4048 this setting Reads the contents of busy lag Busy flag/add: (BF) indicating internal read wataress BF AC operation is in progress and Lys reads the contents of address counter, CG RAM/DD RAM ; Writes data into the DD RAM or CGRAM/DD RAM Reads data from the DD RAM or CG RAMI | 1 Read data Reads dat 4048 WD=1: i est UDeo, Dee, DD RAM: Display deta RAM | The change in the S=1: Accompanied by display shift CGRAM: Character generator | \\Pavency ogc) SIC=1: Display chift RAM arcution tine te S/C=0: Cursor move Aca: CG RAM address techeweed me R/L=1: Right-shift App: DD RAM address (Exampte RL=1: Right shit Corresponds to cursor |(Extmple) DL=1: 8bits DL=0:; 4bi addreas. = Note ens Reoo: tbls AC: Address counter used for | fosc=270kHHe, Fai; 5xl0dots F=0: 5X7 dots both DD RAM and CG) 40u8x 38) = BF=1: Internally operating RAN. 37 us BF=0: Possible to accept instruction No.2674-6/7
Fig. 3 Circuit Diagram DM2021 FP LCD5121 con ~COM iP oof : 6 5 DO ‘SEGO~SEGEO oy co 4 SED1181 = 200 Be ag FA S| Lo7985NA SRZESP ss $ osc2 or cL: | (HD44780) ———o Yo V2 moo EEE Tg 2 a NED A = re SSBSZ8R8 Fy S6o0885Souee 14131211109 8 7654 3 2 1 - Inpuvoutput pins (Vo) Fig. 4 Sample Power Supply Voo OM BV Vpp-Vo: LCD drive voltage v The LCD drive voltage can be varied from ss " approximately 3V to 5V by a variable resistor of z 5kQ connected across Vgs and Vo. vi Va No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. Anyone purchasing any products described or contained herein for an above-mentioned use shall: ® Accept full responsibility and indemnify and defend SANYO ELECTRIC CO. LTD, its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: ® Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO, LTD, its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally. BB Information {including circuit diagrams and circuit parameters) herein is for example only; it is not guarant- eed for volume production. SANYO believes information herein is accurate-and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. No.2674-7/7