AT25010 ATMEL | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 15
Technical content
Features
- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0(0,0) and 3(1,1)
- Low-Voltage and Standard-Voltage Operation – 5.0 (VCC = 4.5V to 5.5V) – 2.7 (VCC = 2.7V to 5.5V) – 1.8 (VCC = 1.8V to 3.6V)
- 2.1 MHz Clock Rate (5V) Compatibility
- 8-Byte Page Mode
- Block Write Protection – Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-Timed Write Cycle (10 ms Max)
- High Reliability – Endurance: 1 Million Write Cycles – Data Retention: 100 Years – ESD Protection: >4000V
- Automotive Grade and Extended Temperature Devices Available
- 8-Pin PDIP and JEDEC SOIC Packages
Description
The AT25010/020/040 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many industrial and commercial applica- tions where low power and low voltage operation are essential. The AT25010/020/040 is available in space saving 8-pin PDIP and 8-pin JEDEC (SOIC) packages. The AT25010/020/040 is enabled through the Chip Select pin (CS ) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no sepa- rate ERASE cycle is required before WRITE. BLOCK WRITE protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instruc- tions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. SPI Serial EEPROMs 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) AT25010 AT25020 AT25040 Rev. 0606E–08/98 SPI, 1K Serial E 2PROMPin Configurations Pin Name Function CS Chip Select SCK Serial Data Clock SI Serial Data Input SO Serial Data Output GND Ground VCC Power Supply WP Write Protect HOLD Suspends Serial Input 8-Pin PDIP CS SO WP GND VCC HOLD SCK SI 8-Pin SOIC CS SO WP GND VCC HOLD SCK SI
Absolute Maximum Ratings* Maximum Ratings” may cause permanent dam- age to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Voltage on Any Pin
Note: 1. This parameter is characterized and is not 100% tested. Notes: 1. This parameter is preliminary and Atmel may change the specifications upon further characterization. 2. VIL min and VIH max are reference only and are not tested. Pin Capacitance(1) Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted). Test Conditions Max Units Conditions C OUT Output Capacitance (SO) 8 pF V OUT = 0V C IN Input Capacitance (CS, SCK, SI, WP, HOLD)6 p F V IN = 0V DC Characteristics Applicable over recommended operating range from: TAI = -40°C to +85°C, VCC = +1.8V to +5.5V, TAC = 0°C to +70°C, VCC = +1.8V to +5.5V (unless otherwise noted). Symbol Parameter Test Condition Min Max Units VCC1 (1) Supply Voltage 1.8 5.5 V VCC2 Supply Voltage 2.7 5.5 V VCC3 Supply Voltage 4.5 5.5 V ICC1 Supply Current V CC = 5.0V at 1 MHz, SO = Open 3.0 mA ICC2 Supply Current V CC = 5.0V at 2 MHz, SO = Open 6.0 mA ISB1 (1) Standby Current V CC = 1.8V CS = VCC 100 µA ISB2 Standby Current V CC = 2.7V CS = VCC 100 µA ISB3 Standby Current V CC = 5.0V CS = VCC 100 µA IIL Input Leakage V IN = 0V to VCC -0.6 3.0 µA IOL Output Leakage V IN = 0V to VCC , TAC = 0°C to 70°C- 0 . 6 3 . 0 µA VIL (2) Input Low Voltage -0.6 V CC x 0.3 V VIH (2) Input High Voltage V CC x 0.7 V CC + 0.5 V VOL1 Output Low Voltage 4.5V ≤ VCC ≤ 5.5V I OL = 2.0 mA 0.4 V VOH1 Output High Voltage I OH = -1.0 mA V CC - 0.8 V VOL2 Output Low Voltage 1.8V ≤ VCC ≤ 3.6V I OL = 0.15 mA 0.2 V VOH2 Output High Voltage I OH = -100 µAV CC - 0.2 V
Applicable over recommended operating range from TA = -40°C to +85°C, VCC = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted). Symbol Parameter Voltage Min Max Units fSCK SCK Clock Frequency 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 2.1 2.1 0.5 MHz tRI Input Rise Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 µs tFI Input Fall Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 µs tWH SCK High Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 200 200 800 ns tWL SCK Low Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 200 200 800 ns tCS CS High Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 250 1000 ns tCSS CS Setup Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 250 1000 ns tCSH CS Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 250 1000 ns tSU Data In Setup Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 100 ns tH Data In Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 100 100 ns tHD Hold Setup Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 100 100 400 ns tCD Hold Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 200 200 400 ns tV Output Valid 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 200 400 800 ns tHO Output Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 ns
Note: 1. This parameter is characterized and is not 100% tested. tLZ Hold to Output Low Z 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 100 100 100 ns t HZ Hold to Output High Z 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 100 100 100 ns t DIS Output Disable Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 500 1000 ns t WC Write Cycle Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 ms Endurance 5.0V , 25 °C, Page Mode 1M Write Cycles AC Characteristics (Continued) Applicable over recommended operating range from TA = -40°C to +85°C, VCC = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted). Symbol Parameter Voltage Min Max Units
Serial Interface Description MASTER: The device that generates the serial clock. SLAVE: Because the Serial Clock pin (SCK) is always an input, the AT25010/020/040 always operates as a slave. TRANSMITTER/RECEIVER: The AT25010/020/040 has separate pins designated for data transmission (SO) and reception (SI). MSB: The Most Significant Bit (MSB) is the first bit transmitted and received. SERIAL OP-CODE: After the device is selected with CS going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. The op-code also contains address bit A8 in both the READ and WRITE instructions. INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25010/020/040, and the serial output pin (SO) will remain in a high impedance state until the falling edge of CS is detected again. This will reini- tialize the serial communication. CHIP SELECT: The AT25010/020/040 is selected when the CS pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state. HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25010/020/040. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD ). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state. WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations when held high. When the WP pin is brought low, all write operations are inhibited. WP going low while CS is still low will interrupt a write to the AT25010/020/040. If the internal write cycle has already been initiated, WP going low will have no effect on any write operation. SPI Serial Interface
6805 and 68HC11 series of microcontrollers. The AT25010/020/040 utilizes an 8-bit instruction register. Note: “A” represents MSB address bit A8. of the status of the WP pin. Register instruction provides access to the status register. ister control bits are shown in Table 4. Table 1. Instruction Set for the AT25010/020/040 Table 2. Status Register Format Table 3. Read Status Register Bit Definition Bits 4-7 are 0s when device is not in an internal write cycle. Bits 0-7 are 1s during an internal write cycle. Table 4. Block Write Protect Bits
WRITE SEQUENCE (WRITE): In order to program the AT25010/020/040, the Write Protect pin (WP) must be held high and two separate instructions must be executed. First, the device must be write enabled via the Write Enable (WREN) Instruction. Then a Write (WRITE) Instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction. A Write Instruction requires the following sequence. After the CS line is pulled low to select the device, the WRITE op-code (including A8) is transmitted via the SI line fol- lowed by the byte address (A7-A0) and the data (D7-D0) to be programmed. Programming will start after the CS pin is brought high. (The LOW to High transition of the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit. The READY/BUSY status of the device can be determined by initiating a READ STATUS REGISTER (RDSR) Instruc- tion. If Bit 0 = 1, the WRITE cycle is still in progress. If Bit 0 = 0, the WRITE cycle has ended. Only the READ STATUS REGISTER instruction is enabled during the WRITE pro- gramming cycle. The AT25010/020/040 is capable of an 8-byte PAGE WRITE operation. After each byte of data is received, the three low order address bits are internally incremented by one; the six high order bits of the address will remain con- stant. If more than 8 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25010/020/040 is automati- cally returned to the write disable state at the completion of a WRITE cycle. Note: If the WP pin is brought low or if the device is not Write enabled (WREN), the device will ignore the Write instruc- tion and will return to the standby state, when CS is brought high. A new CS falling edge is required to re-ini- tiate the serial communication.
Synchronous Data Timing (for mode 0) WREN Timing WRDI Timing SO VOH V OL HI-Z HI-Z tV VALID INSI VIH V IL tHtSU tDIS SCK V IH V IL tWH tCSH CS VIH V IL tCSS tCS tWL tHO
0123456789 1 0 1 1 1 2 1 3 1 4 SI INSTRUCTION SO 76543210 DATA OUT MSB HIGH IMPEDANCE CS SCK 0123456789 1 0 1 1 1 2 1 3 1 4 SI INSTRUCTION SO 76543210 DATA IN HIGH IMPEDANCE
0123456789 1 0 1 1 1 2 1 3 1 4 SI INSTRUCTION SO 76543210 DATA IN HIGH IMPEDANCE 15 16 17 18 19 20 21 22 80 1234567 9TH BIT OF ADDRESS BYTE ADDRESS SO SCK HOLD tCD tHD tHZ tLZ tCD tHD CS
8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options Blank Standard Device (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -1.8 Low Voltage (1.8V to 5.5V) tWP (max) (ms) ICC (max) (µA) ISB (max) (µA) fMAX (kHz) Ordering Code Package Operation Range 10 6000 100 2000 A T25010-10PC A T25010-10SC 8P3 8S1 Commercial (0°C to 70°C) 100 2000 A T25010-10PI A T25010-10SI 8P3 8S1 Industrial (-40°C to 85°C) 10 3000 100 1000 A T25010-10PC-2.7 A T25010-10SC-2.7 8P3 8S1 Commercial (0°C to 70°C) 100 1000 A T25010-10PI-2.7 A T25010-10SI-2.7 8P3 8S1 Industrial (-40°C to 85°C) 10 3000 100 500 A T25010-10PC-1.8 A T25010-10SC-1.8 8P3 8S1 Commercial (0°C to 70°C) 100 500 A T25010-10PI-1.8 A T25010-10SI-1.8 8P3 8S1 Industrial (-40°C to 85°C)
tWP (max) (ms) ICC (max) (µA) ISB (max) (µA) fMAX (kHz) Ordering Code Package Operation Range 10 6000 100 2100 A T25020-10PC A T25020N-10SC 8P3 8S1 Commercial (0°C to 70°C) 100 2100 A T25020-10PI A T25020N-10SI 8P3 8S1 Industrial (-40°C to 85°C) 10 3000 100 2100 A T25020-10PC-2.7 A T25020N-10SC-2.7 8P3 8S1 Commercial (0°C to 70°C) 100 2100 A T25020-10PI-2.7 A T25020N-10SI-2.7 8P3 8S1 Industrial (-40°C to 85°C) 10 3000 100 500 A T25020-10PC-1.8 A T25020N-10SC-1.8 8P3 8S1 Commercial (0°C to 70°C) 100 500 A T25020-10PI-1.8 A T25020N-10SI-1.8 8P3 8S1 Industrial (-40°C to 85°C) Package Type 8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options Blank Standard Device (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -1.8 Low Voltage (1.8V to 5.5V)
tWP (max) (ms) ICC (max) (µA) ISB (max) (µA) fMAX (kHz) Ordering Code Package Operation Range 10 6000 100 2100 A T25040-10PC A T25040N-10SC 8P3 8S1 Commercial (0°C to 70°C) 100 2100 A T25040-10PI A T25040N-10SI 8P3 8S1 Industrial (-40°C to 85°C) 10 3000 100 2100 A T25040-10PC-2.7 A T25040N-10SC-2.7 8P3 8S1 Commercial (0°C to 70°C) 100 2100 A T25040-10PI-2.7 A T25040N-10SI-2.7 8P3 8S1 Industrial (-40°C to 85°C) 10 3000 100 500 A T25040-10PC-1.8 A T25040N-10SC-1.8 8P3 8S1 Commercial (0°C to 70°C) 100 500 A T25040-10PI-1.8 A T25040N-10SI-1.8 8P3 8S1 Industrial (-40°C to 85°C) Package Type 8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options Blank Standard Device (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -1.8 Low Voltage (1.8V to 5.5V)
.400 (10.16) .355 (9.02) PIN .280 (7.11) .240 (6.10) .037 (.940) .210 (5.33) MAX SEATING PLANE .100 (2.54) BSC .015 (.380) MIN .022 (.559) .014 (.356) .150 (3.81) .115 (2.92) .070 (1.78) .045 (1.14) .325 (8.26) .300 (7.62)
15 REF
.430 (10.9) MAX .012 (.305) .008 (.203) .020 (.508) .013 (.330) PIN 1 .157 (3.99) .150 (3.81) .244 (6.20) .228 (5.79) .050 (1.27) BSC .196 (4.98) .189 (4.80) .068 (1.73) .053 (1.35) .010 (.254) .004 (.102) 8 REF .010 (.254) .007 (.203) .050 (1.27) .016 (.406) 8P3, 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 BA 8S1, 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) Dimensions in Inches and (Millimeters)