AFCT-57D5ATPZ AVAGO | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 18

Technical content

Features

  • Compliant to Restriction on Hazardous Substances (RoHS) directive
  • Diagnostic features per SFF-8472 “Diagnostic Monitoring Interface for Optical Transceivers”
  • Real time monitoring of: – Transmitted optical power – Received optical power – Laser bias current – Temperature – Supply voltage
  • Rate Select not required
  • Wide temperature and supply voltage operation
  • SFP Plus Applications
  • Transceiver specifications per SFP (SFF-8074i) Multi- Source Agreement and SFF-8472 (revision 0.3) - 8.5 GBd Fibre Channel operation for FC-PI-4 800-SM-LC-L - 4.25 GBd Fibre Channel operation for FC-PI-4 400-SM-LC-L - 2.25 GBd Fibre Channel operation for FC-PI-4 200-SM-LC-L
  • Link lengths up to 0km at 8.5/4.25/2.25 GBd with single mode fiber
  • LC Duplex optical connector interface conforming to ANSI TIA/EIA604-0 (FOCIS 0A)
  • 30nm Distributed Feedback Laser (DFB) source tech- nology
  • IEC 60825- Class /CDRH Class laser eye safe
  • Enhanced EMI performance for high port density ap- plications

Description

Avago Technologies’ AFCT-57D5ATPZ optical transceiver supports high-speed serial links over singlemode optical fiber at signaling rates up to 8.5 GBd. Compliant with Small Form Pluggable (SFP) Multi Source Agreement (MSA) mechanical and electrical specifications for LC Duplex transceivers, ANSI Fibre Channel for FC-PI-4 and FC-PI-2 for gigabit applications. The part is electrically interoperable with SFP conformant devices. The AFCT-57D5ATPZ is a multi-rate 30nm DFB SFP which ensures compliance to 8.5/4.25/2.25 GBd Fibre Channel specifications without the need for Rate Select. The AFCT- 57D5ATPZ will ignore both Rate Select pin and control bit inputs (ie. no connect inside the SFP). This simplifies Fibre Channel host auto-negotiation algorithms, layout and software. The AFCT-57D5ATPZ has isolated signal and chassis SFP grounds to maximize flexibility in host system applica- tions.

Related Products

  • AFBR-57D5A9Z: 850 nm + 3.3 V LC SFP for 8.5/4.25/2.25 GBd Fibre Channel
  • AFCT-57D5APZ:30nm FP +3.3v LC SFP for 8.5/4.25/2.25 GBd Fiber Channel
  • AFCT-57R5APZ: 30nm FP +3.3v LC SFP for 4.25/2.25/.0625 GBd Fiber Channel
  • AFCT-57R5ATPZ: 30nm DFB +3.3v LC SFP for 4.25/2.25/.0625 GBd Fiber Channel AFCT-57D5ATPZ Digital Diagnostic SFP , 10km, 1310nm DFB, 8.5/4.25/2.125 GBd Fibre Channel RoHS Compliant Optical Transceiver Data Sheet

Description, continued As an enhancement to the conventional SFP interface defined in SFF-8074i, the AFCT-57D5ATPZ is compliant to SFF-8472 (digital diagnostic interface for optical trans- ceivers). Using the 2-wire serial interface defined in the SFF-8472 MSA, the AFCT-57D5ATPZ provides real time temperature, supply voltage, laser bias current, laser average output power and received input power. This in- formation is in addition to conventional SFP base data. The digital diagnostic interface also adds the ability to disable the transmitter (TX_DISABLE), monitor for Transmitter Faults (TX_FAULT), and monitor for Receiver Loss of Signal (RX_LOS). Installation The AFCT-57D5ATPZ can be installed in any SFF-8074i compliant Small Form Pluggable (SFP) port regardless of host equipment operating status. The AFCT-57D5ATPZ is hot-pluggable, allowing the module to be installed while the host system is operating and on-line. Upon insertion, the transceiver housing makes initial contact with the host board SFP cage, mitigating potential damage due to Electro-Static Discharge (ESD). Digital Diagnostic Interface and Serial Identification The 2-wire serial interface is based on ATMEL AT24C0A series EEPROM protocol and signaling detail. Conventional EEPROM memory, bytes 0-255 at memory address 0xA0, is organized in compliance with SFF-8074i. New digital diagnostic information, bytes 0-255 at memory address 0xA2, is compliant to SFF-8472. The new diagnostic in- formation provides the opportunity for Predictive Failure Identification, Compliance Prediction, Fault Isolation and Component Monitoring. Predictive Failure Identification The AFCT-57D5ATPZ predictive failure feature allows a host to identify potential link problems before system perfor- mance is impacted. Prior identification of link problems enables a host to service an application via “fail over” to a redundant link or replace a suspect device, maintain- ing system uptime in the process. For applications where ultra-high system uptime is required, a digital SFP provides a means to monitor two real-time laser metrics associated with observing laser degradation and predicting failure: average laser bias current (Tx_Bias) and average laser optical power (Tx_Power). Compliance Prediction Compliance prediction is the ability to determine if an optical transceiver is operating within its operating and environmental requirements. AFCT-57D5ATPZ devices provide real-time access to transceiver internal supply voltage and temperature, allowing a host to identify potential component compliance issues. Received optical power is also available to assess compliance of a cable plant and remote transmitter. When operating out of requirements, the link cannot guarantee error free trans- mission. Fault Isolation The fault isolation feature allows a host to quickly pinpoint the location of a link failure, minimizing downtime. For optical links, the ability to identify a fault at a local device, remote device or cable plant is crucial to speeding service of an installation. AFCT-57D5ATPZ real-time monitors of Tx_Bias, Tx_Power, Vcc, Temperature and Rx_Power can be used to assess local transceiver current operating condi- tions. In addition, status flags Tx_Disable and Rx Loss of Signal (LOS) are mirrored in memory and available via the two-wire serial interface. Component Monitoring Component evaluation is a more casual use of the AFCT- 57D5ATPZ real-time monitors of Tx_Bias, Tx_Power, Vcc, Temperature and Rx_Power. Potential uses are as debugging aids for system installation and design, and transceiver parametric evaluation for factory or field qualification. For example, temperature per module can be observed in high density applications to facilitate thermal evaluation of blades, PCI cards and systems.

Figure 1. Transceiver functional diagram. logic signal to modulate the laser diode driver current. balanced (8B/0B code, for example). between successive assertions of this control signal. (address A2h, byte 0, bit 7). open collector output (pull-up required on the host board). two-wire serial interface (address A2, byte 0, bit 2). unsafe condition beyond the scope of Class certification.

The receiver section includes the Receiver Optical SubAs- sembly (ROSA) and the amplification/quantization circuitry. The ROSA, containing a PIN photodiode and custom tran- simpedance amplifier, is located at the optical interface and mates with the LC optical connector. The ROSA output is fed to a custom IC that provides post-amplification and quantization. Receiver Loss of Signal (Rx_LOS) The post-amplification IC also includes transition detection circuitry which monitors the ac level of incoming optical signals and provides a TTL/CMOS compatible status signal to the host (pin 8). An adequate optical input results in a low Rx_LOS output while a high Rx_LOS output indicates an unusable optical input. The Rx_LOS thresholds are factory set so that a high output indicates a definite optical fault has occurred. Rx_LOS can also be monitored via the two-wire serial interface (address A2h, byte 0, bit ). Functional Data I/O The AFCT-57D5ATPZ interfaces with the host circuit board through twenty I/O pins (SFP electrical connector) identified by function in Table 2. The board layout for this interface is depicted in Figure 6. The AFCT-57D5ATPZ high speed transmit and receive interfaces require SFP MSA compliant signal lines on the host board. To simplify board requirements, biasing resistors and ac coupling capacitors are incorporated into the SFP transceiver module (per SFF-8074i) and hence are not required on the host board. The Tx_Disable, Tx_Fault, and Rx_LOS lines require TTL lines on the host board (per SFF-8074i) if used. If an application chooses not to take advantage of the functionality of these pins, care must be taken to ground Tx_Disable (for normal operation). Figure 2 depicts the recommended interface circuit to link the AFCT-57D5ATPZ to supporting physical layer ICs. Timing for MSA compliant control signals implemented in the transceiver are listed in Figure 4. Application Support An Evaluation Kit and Reference Designs are available to assist in evaluation of the AFCT-57D5ATPZ. Please contact your local Field Sales representative for availability and ordering details. Caution There are no user serviceable parts nor maintenance requirements for the AFCT-57D5ATPZ. All mechanical adjustments are made at the factory prior to shipment. Tampering with, modifying, misusing or improp - erly handling the AFCT-57D5ATPZ will void the product warranty. It may also result in improper operation and possibly overstress the laser source. Performance degrada- tion or device failure may result. Connection of the AFCT- 57D5ATPZ to a light source not compliant with ANSI FC-PI specifications, operating above maximum operating conditions or in a manner inconsistent with it’s design and function may result in exposure to hazardous light radiation and may constitute an act of modifying or manu- facturing a laser product. Persons performing such an act are required by law to re-certify and re-identify the laser product under the provisions of U.S. 2 CFR (Subchapter J) and TUV.

Ordering Information

Please contact your local field sales engineer or one of Avago Technologies franchised distributors for ordering information. For technical information, please visit Avago Technologies’ WEB page at www.avagotech.com or contact Avago Technologies Semicon-ductor Products Customer Response Center at -800-235-03 2. For information related to SFF Committee documentation visit www.sffcom- mittee.org. Regulatory Compliance The AFCT-57D5ATPZ complies with all applicable laws and regulations as detailed in Table . Certification level is dependent on the overall configuration of the host equipment. The transceiver performance is offered as a figure of merit to assist the designer. Electrostatic Discharge (ESD) The AFCT-57D5ATPZ is compatible with ESD levels found in typical manufacturing and operating environments as described in Table . In the normal handling and operation of optical transceivers, ESD is of concern in two circum- stances. The first case is during handling of the transceiver prior to insertion into an SFP compliant cage. To protect the device, it’s important to use normal ESD handling pre-cautions. These include use of grounded wrist straps, work-benches and floor wherever a transceiver is handled. The second case to consider is static discharges to the exterior of the host equipment chassis after installation. If the optical interface is exposed to the exterior of host equipment cabinet, the transceiver may be subject to system level ESD requirements.

Table 1. Regulatory Compliance contacted by a Human Body Model probe. with device inserted into a panel. to the Optical Connector connector without damage. (EMI) CENELEC EN55022 Class B board and chassis design. 0 V/m field swept from 0 MHz to GHz. and polybrominated biphenyl ethers. CENELEC EN55022 (CISPR 22) in Europe and VCCI in Japan. 57D5ATPZ exceeds typical industry standards. UL 94V-0 flame retardant plastic.

cates a laser fault of some kind. Low indicates normal operation. In the low state, the output will be pulled to < 0.8 V.

  1. TX_DISABLE is an input that is used to shut down the transmitter optical output. It is internally pulled up (within the transceiver) with a 6.8 kΩ
  2. The signals Mod-Def 0, , 2 designate the two wire serial interface pins. They must be pulled up with a 4.7 k – 0 kΩ resistor on the host board.
  3. RX_LOS (Rx Loss of Signal) is an open collector/drain output that must be pulled up with a 4.7 k – 0 kΩ resistor on the host board. When high, this

operation. In the low state, the output will be pulled to < 0.8 V.

  1. RD-/+ designate the differential receiver outputs. They are AC coupled 00 Ω differential lines which should be terminated with 00 Ω differential

be between 370 and 850 mV differential (85 - 425 mV single ended) when properly terminated.

  1. VccR and VccT are the receiver and transmitter power supplies. They are defined at the SFP connector pin. The maximum supply current is 300 mA

and the associated in-rush current will typically be no more than 30 mA above steady state after 2 microseconds.

  1. TD-/+ designate the differential transmitter inputs. They are AC coupled differential lines with 00 Ω differential termination inside the module.

Table 2. Pin Description

2 TX_FAULT Transmitter Fault Indication – High indicates a fault condition Note

3 TX_DISABLE Transmitter Disable – Module electrical input disables on high or open Note 2

4 MOD-DEF2 Module Definition 2 – Two wire serial ID interface data line (SDA) Note 3

5 MOD-DEF Module Definition – Two wire serial ID interface clock line (SCL) Note 3

6 MOD-DEF0 Module Definition 0 – Grounded in module (module present indicator) Note 3

7 No Connect Internal pull down 00kΩ to Ground

8 RX_LOS Loss of Signal – High indicates loss of received optical signal Note 4

9 No Connect Internal pull down 00kΩ to Ground

0 VeeR Receiver Ground

2 RD- Inverse Received Data Out Note 5

3 RD+ Received Data Out Note 5

4 VeeR Receiver Ground

7 VeeT Transmitter Ground

8 TD+ Transmitter Data In Note 7

9 TD- Inverse Transmitter Data In Note 7

20 VeeT Transmitter Ground

Table 3. Absolute Maximum Ratings period of time. See Reliability Data Sheet for specific reliability performance.

  1. Between Absolute Maximum Ratings and the Recommended Operating Conditions functional performance is not intended, device reliability is

not implied, and damage to the device may occur over an extended period of time.

  1. The module supply voltages, VCCT and VCCR must not differ by more than 0.5 V or damage to the device may occur.

Table 4. Recommended Operating Conditions

  1. Recommended Operating Conditions are those values for which functional performance and device reliability is implied.

Table 5. Transceiver Electrical Characteristics . Filter per SFP specification is required on host board to remove 0 Hz to 2 MHz content.

  1. Pulled up externally with a 4.7 k – 0 kΩ resistor on the host board to 3.3 V.
  2. Mod-Def and Mod-Def2 must be pulled up externally with a 4.7 k – 0 kΩ resistor on the host board to 3.3 V.

Table 6. Transmitter and Receiver Electrical Characteristics . Internally AC coupled and terminated (00 Ohm differential).

  1. Internally AC coupled but requires an external load termination (00 Ohm differential).
  2. Contributed DJ is measured on an oscilloscope in average mode with 50% threshold and K28.5 pattern. Contributed TJ is the sum of contrib-

mum limits with the worst case specified component jitter input.

Table 7. Transmitter Optical Characteristics . Max Pout is the lesser of Class safety limits (CDRH and EN 60825) or receiver power, max.

  1. Into single-mode optical fiber.
  2. Contributed DJ is measured on an oscilloscope in average mode with 50% threshold and K28.5 pattern. Contributed TJ is the sum of contributed

the worst case specified component jitter input. Table 8. Receiver Optical Characteristics

  1. Input Optical Modulation Amplitude (commonly known as sensitivity) requires a valid 8B/0B encoded input.

Table 9. Transceiver DIAGNOSTIC Timing Characteristics . Time from rising edge of TX_DISABLE to when the optical output falls below 0% of nominal.

  1. Time from falling edge of TX_DISABLE to when the modulated optical output rises above 90% of nominal.
  2. Time from power on or falling edge of Tx_Disable to when the modulated optical output rises above 90% of nominal.
  3. From power on or negation of TX_FAULT using TX_DISABLE.
  4. Time TX_DISABLE must be held high to reset the laser fault shutdown circuitry.
  5. Time from loss of optical signal to Rx_LOS Assertion.
  6. Time from valid optical signal to Rx_LOS De-Assertion.
  7. Time from two-wire interface assertion of TX_DISABLE (A2h, byte 0, bit 6) to when the optical output falls below 0% of nominal. Measured

from falling clock edge after stop bit of write transaction.

  1. Time from two-wire interface de-assertion of TX_DISABLE (A2h, byte 0, bit 6) to when the modulated optical output rises above 90% of nomi-
  2. Time from fault to two-wire interface TX_FAULT (A2h, byte 0, bit 2) asserted.

. Time for two-wire interface assertion of Rx_LOS (A2h, byte 0, bit ) from loss of optical signal.

  1. Time for two-wire interface de-assertion of Rx_LOS (A2h, byte 0, bit ) from presence of valid optical signal.
  2. From power on to data ready bit asserted (A2h, byte 0, bit 0). Data ready indicates analog monitoring circuitry is functional.
  3. Time from power on until module is ready for data transmission over the serial bus (reads or writes over A0h and A2h).
  4. Time from stop bit to completion of a -8 byte write command.
  5. Time between STOP and START Commands.

Table 10. Transceiver Digital Diagnostic Monitor (Real Time Sense) Characteristics Transceiver Internal Temperature TINT ±3.0 °C Temperature is measured internal to the transceiver. Accuracy Valid from = -0°C to 85°C case temperature. voltage at the SFP Vcc pin. Valid over 3.3 V ± 0%. Transmitter Laser DC Bias Current IINT ±0 % IINT is better than ±0% of the nominal value. Output Power Accuracy 00 µW to 500 µW, avg. Power Accuracy 5 µW to 500 µW, avg. Figure 4. Transceiver timing diagrams (module installed except where noted).

  1. The IEEE Organizationally Unique Identifier (OUI) assigned to Avago Technologies is 00-7-6A (3 bytes of hex).
  2. Laser wavelength is represented in 6 unsigned bits. The hex representation of 30 (nm) is 05E.
  3. Addresses 63 and 95 are checksums calculated (per SFF-8472 and SFF-8074) and stored prior to product shipment.
  4. Addresses 68-83 specify the AFCT-57D5ATPZ ASCII serial number and will vary on a per unit basis.
  5. Addresses 84-9 specify the AFCT-57D5ATPZ ASCII date code and will vary on a per date code basis.

Table 12. EEPROM Serial ID Memory Contents – Conventional SFP Memory (Address A0h)

04 SFP function defined by serial ID only 38 7 Hex Byte of Vendor OUI[4]

0 Compatible with 8B/0B encoded data 48 35 “5” - Vendor Part Number ASCII character

27 20 “ ” - Vendor Name ASCII character 64 00 Receiver limiting output. Watt power class.

Table 13. EEPROM Serial ID Memory Contents – Enhanced Feature Set Memory (Address A2h)

0 Temp H Alarm MSB[] 26 Tx Pwr L Alarm MSB[4] 04 Real Time Rx Pwr MSB[5]

2 Temp L Alarm MSB[] 28 Tx Pwr H Warning MSB[4] 06 Reserved

3 Temp L Alarm LSB[] 29 Tx Pwr H Warning LSB[4] 07 Reserved

4 Temp H Warning MSB[] 30 Tx Pwr L Warning MSB[4] 08 Reserved

5 Temp H Warning LSB[] 3 Tx Pwr L Warning LSB[4] 09 Reserved

6 Temp L Warning MSB[] 32 Rx Pwr H Alarm MSB[5] 0 Status/Control - See Table 4

7 Temp L Warning LSB[] 33 Rx Pwr H Alarm LSB[5] Reserved

8 Vcc H Alarm MSB[2] 34 Rx Pwr L Alarm MSB[5] 2 Flag Bits - See Table 5

9 Vcc H Alarm LSB[2] 35 Rx Pwr L Alarm LSB[5] 3 Flag Bits - See Table 5

0 Vcc L Alarm MSB[2] 36 Rx Pwr H Warning MSB[5] 4 Reserved

2 Vcc H Warning MSB[2] 38 Rx Pwr L Warning MSB[5] 6 Flag Bits - See Table 5

3 Vcc H Warning LSB[2] 39 Rx Pwr L Warning LSB[5] 7 Flag Bits - See Table 5

4 Vcc L Warning MSB[2] 40-55 Reserved 8-27 Reserved

5 Vcc L Warning LSB[2] 56-94 External Calibration Constants[6] 28-247 Customer Writeable

6 Tx Bias H Alarm MSB[3] 95 Checksum for Bytes 0-94[7] 248-255 Vendor Specific

7 Tx Bias H Alarm LSB[3] 96 Real Time Temperature MSB[]

8 Tx Bias L Alarm MSB[3] 97 Real Time Temperature LSB[]

9 Tx Bias L Alarm LSB[3] 98 Real Time Vcc MSB[2]

20 Tx Bias H Warning MSB[3] 99 Real Time Vcc LS[2]

2 Tx Bias H Warning LSB[3] 00 Real Time Tx Bias MSB[3]

22 Tx Bias L Warning MSB[3] 0 Real Time Tx Bias LSB[3]

23 Tx Bias L Warning LSB[3] 02 Real Time Tx Power MSB[4]

24 Tx Pwr H Alarm MSB[4] 03 Real Time Tx Power LSB[4]

25 Tx Pwr H Alarm LSB[4]

. Temperature (Temp) is decoded as a 6 bit signed twos compliment integer in increments of /256°C.

  1. Supply Voltage (Vcc) is decoded as a 6 bit unsigned integer in increments of 00 µV.
  2. Laser bias current (Tx Bias) is decoded as a 6 bit unsigned integer in increments of 2 µA.
  3. Transmitted average optical power (Tx Pwr) is decoded as a 6 bit unsigned integer in increments of 0. µW.
  4. Received average optical power (Rx Pwr) is decoded as a 6 bit unsigned integer in increments of 0. µW.
  5. Bytes 56-94 are not intended for use with AFCT-57D5ATPZ, but have been set to default values per SFF-8472.
  6. Byte 95 is a checksum calculated (per SFF-8472) and stored prior to product shipment.

Table 14. EEPROM Serial ID Memory Contents – Soft Commands (Address A2h, Byte 110)

7 TX_ DISABLE State Digital state of SFP TX_ DISABLE Input Pin ( = TX_DISABLE asserted) Note

6 Soft TX_ DISABLE Read/write bit for changing digital state of TX_DISABLE function Note , 2

5 Reserved Unused

4 Reserved Unused

3 Reserved Unused

2 TX_FAULT State Digital state of the SFP TX_FAULT Output Pin ( = TX_FAULT asserted) Note

. The response time for soft commands of the AFCT-57D5ATPZ is 00 msec as specified by the MSA SFF-8472. Table 15. EEPROM Serial ID Memory Contents – Alarms and Warnings (Address A2h, Bytes 112, 113, 116, 117)

6 Temp Low Alarm Set when transceiver internal temperature exceeds low alarm threshold

5 Vcc High Alarm Set when transceiver internal supply voltage exceeds high alarm threshold

4 Vcc Low Alarm Set when transceiver internal supply voltage exceeds low alarm threshold

3 Tx Bias High Alarm Set when transceiver laser bias current exceeds high alarm threshold

2 Tx Bias Low Alarm Set when transceiver laser bias current exceeds low alarm threshold

0 Tx Power Low Alarm Set when transmitted average optical power exceeds low alarm threshold

6 Rx Power Low Alarm Set when received average optical power exceeds low alarm threshold

6 Temp Low Warning Set when transceiver internal temperature exceeds low warning threshold

5 Vcc High Warning Set when transceiver internal supply voltage exceeds high warning threshold

4 Vcc Low Warning Set when transceiver internal supply voltage exceeds low warning threshold

3 Tx Bias High Warning Set when transceiver laser bias current exceeds high warning threshold

2 Tx Bias Low Warning Set when transceiver laser bias current exceeds low warning threshold

0 Tx Power Low Warning Set when transmitted average optical power exceeds low warning threshold

6 Rx Power Low Warning Set when received average optical power exceeds low warning threshold

Figure 5. Module drawing.

14.9 UNCOMPRESSED

0.55 UNCOMPRESSED

1.39 UNCOMPRESSED

Figure 6. SFP host board mechanical layout.

0.06 L A S B S

  1. PADS AND VIAS ARE CHASSIS GROUND
  2. THROUGH HOLES, PLATING OPTIONAL
  3. HATCHED AREA DENOTES COMPONENT

0.1 L A S B S

0.1 L X A S

0.1 S X Y

wash, IR reflow, or wave soldering processes. Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2009 Avago Technologies. All rights reserved. Figure 7. SFP Assembly drawing.

10 REF

11.73 REF