74ALVC162834A PHILIPS | Alldatasheet

Document overview

  • Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 12

Technical content

/C0080 /C0115 /C0111/C0110/C0111 /C0115 74ALVC162834A 18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State) Product specification Replaces datasheet 74ALVC162834 of 2000 Jan 03 IC24 Data Handbook

2000 Mar 14

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

22000 Mar 14 853–2193 23314

FEATURES

  • Wide supply voltage range of 1.2 V to 3.6 V
  • Complies with JEDEC standard no. 8-1A.
  • CMOS low power consumption
  • Direct interface with TTL levels
  • Current drive ± 12 mA at 3.0 V
  • MULTIBYTE TM flow-through standard pin-out architecture
  • Low inductance multiple VCC and GND pins for minimum noise and ground bounce
  • Output drive capability 50 Ω transmission lines @ 85°C
  • Integrated 30 termination resistors
  • Diode clamps to VCC and GND on all inputs
  • Input diodes to accommodate strong drivers

DESCRIPTION

The 74ALVC162834A is an 18-bit registered driver. Data flow is controlled by active low output enable (OE), active low latch enable (LE) and clock inputs (CP). When LE is LOW, the A to Y data flow is transparent. When LE is HIGH and CP is held at LOW or HIGH, the data is latched; on the LOW to HIGH transient of CP the A-data is stored in the latch/flip-flop. The 74ALVC162834A is designed with 30 _series resistors in both HIGH or LOW output stages. When OE is LOW the outputs are active. When OE is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latch/flip -flop. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. PIN CONFIGURATION 28 29 56NC NC GND VCC GND Y10 Y11 Y12 GND Y13 Y14 Y15 VCC Y16 Y17 GND Y18 OE LE GND NC A GND A VCC GND A10 A11 A12 GND A13 A14 A15 VCC A16 A17 GND A18 CP GND SH00194 QUICK REFERENCE DATA GND = 0 V; Tamb = 25°C; tr = tf ≤ 2.5 ns SYMBOL PARAMETER CONDITIONS TYPICAL UNIT tPHL /tPLH Propagation delay An to Yn; LE to Yn; CP to Yn VCC = 3.3 V, CL = 50 pF 2.9 3.5 3.3 ns Fmax Maximum clock frequency VCC = 3.3 V, CL = 50 pF 240 MHz C I Input capacitance 4.0 pF C I/O Input/Output capacitance 8.0 pF C Power dissipation capacitanceper buffer V = GND to VCC 1 transparent mode Output enabled Output disabled pFC PD Pow er dissipation capacitance per buffer VI = GND to VCC 1 Clocked mode Output enabled Output disabled pF NOTES: 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC 2 × fi + /C0083 (CL × VCC 2 × fo) where: fi = input frequency in MHz; CL = output load capacitance in pF; fo = output frequency in MHz; VCC = supply voltage in V; /C0083 (CL × VCC 2 × fo) = sum of outputs.

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 3

ORDERING INFORMATION

NORTH AMERICA NORTH AMERICA DRAWING NUMBER 56-Pin Plastic Thin Shrink Small Outline (TSSOP) Type II–40°C to +85°C 74ALVC162834A DGG AC162834A DGG SOT364-1 PIN DESCRIPTION PIN NUMBER SYMBOL NAME AND FUNCTION 1, 2, 55 NC No connection 21, 23, 24, 26 Y1 to Y18 Data outputs 53, 56 GND Ground (0V) 7, 22, 35, 50 VCC Positive supply voltage

27 OE Output enable input

(active LOW)

28 LE Latch enable input

(active LOW)

30 CP Clock input

38, 37, 36, 34, 33, 31 A1 to A18 Data inputs LOGIC SYMBOL SH00202 CP LE D OE LE TO THE 17 OTHER CHANNELS CP TYPICAL INPUT (DATA OR CONTROL) SH00200 VCC

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 4

LOGIC SYMBOL (IEEE/IEC) 1, 2 ∇ 5, 6 ∇ 3C4 EN5 A18 A10 A11 A12 A13 A14 A15 A16 A17 OE CP Y18 Y10 Y11 Y12 Y13 Y14 Y15 Y16 Y17 LE SH00195 FUNCTION TABLE INPUTS OUTPUTS OE LE CP A Y H X X X Z L L X L L L L X H H L H ↑ L L L H ↑ H H L H H X Y01 L H L X Y02 H = HIGH voltage level L = LOW voltage level X = Don’t care Z = High impedance “off” state ↑ = LOW-to-HIGH level transition NOTES: 1. Output level before the indicated steady-state input conditions were established, provided that CP is high before LE goes low. 2. Output level before the indicated steady-state input conditions were established.

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 5

RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER CONDITIONS MIN MAX UNIT DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load) 2.3 2.7 VCC DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load) 3.0 3.6 V DC supply voltage (for low-voltage applications) 1.2 3.6 VI DC Input voltage range 0 VCC V VO DC output voltage range 0 VCC V Tamb Operating free-air temperature range –40 +85 °C tr, tf Input rise and fall times VCC = 2.3 to 3.0V VCC = 3.0 to 3.6V ns/V ABSOLUTE MAXIMUM RATINGS In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V). SYMBOL PARAMETER CONDITIONS RATING UNIT VCC DC supply voltage –0.5 to +4.6 V IIK DC input diode current VI 0 –50 mA VI DC input voltage Note 1 –0.5 to +4.6 V IOK DC output diode current VO VCC or VO 0 /C003450 mA VO DC output voltage Note 1 –0.5 to VCC +0.5 V IO DC output source or sink currentVO = 0 to VCC /C003450 mA IGND , ICC DC V CC or GND current /C0034100 mA Tstg Storage temperature range –65 to +150 °C PTOT Power dissipation per package –plastic medium-shrink (SSOP) –plastic thin-medium-shrink (TSSOP) For temperature range: –40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K 850 600 mW NOTE: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 6

DC ELECTRICAL CHARACTERISTICS Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V). LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40°C to +85°C UNIT MIN TYP 1 MAX V HIGH level Input voltage VCC = 2.3 to 2.7V 1.7 1.2 VVIH HIGH level Input voltage VCC = 2.7 to 3.6V 2.0 1.5 V V LOW level Input voltage VCC = 2.3 to 2.7V 1.2 0.7 VVIL LOW level Input voltage VCC = 2.7 to 3.6V 1.5 0.8 V VCC =23t o36 V;V =V or V ;IO = 100 µA VCC 02 VCCVCC = 2.3 to 3.6V; VI = VIH or VIL; IO = –100µA VCC /C00420.2 VCC VCC = 2.3V; VI = VIH or VIL; IO = –4mA VCC /C00420.4 VCC /C00420.11 VCC = 2.3V; VI = VIH or VIL; IO = –6mA VCC /C00420.6 VCC /C00420.17 VOH HIGH level output voltage VCC = 2.7V; VI = VIH or VIL; IO = –4mA VCC /C00420.5 VCC /C00420.09 V VCC = 2.7V; VI = VIH or VIL; IO = –8mA VCC /C00420.7 VCC /C00420.19 VCC = 3.0V; VI = VIH or VIL; IO = –6mA VCC /C00420.6 VCC /C00420.13 VCC = 3.0V; VI = VIH or VIL; IO = –12mA VCC /C00421.0 VCC /C00420.27 V =23t o36 V; V =V or V ;I = 100µA GND 02 0VCC = 2.3 to 3.6V; VI = VIH or VIL; IO = 100µA GND 0.20 VCC = 2.3V; VI = VIH or VIL; IO = 4mA 0.07 0.40 VCC = 2.3V; VI = VIH or VIL; IO = 6mA 0.11 0.55 VOL LOW level output voltage VCC = 2.7V; VI = VIH or VIL; IO = 4mA 0.06 0.40 V VCC = 2.7V; VI = VIH or VIL; IO = 8mA 0.13 0.60 VCC = 3.0V; VI = VIH or VIL; IO = 6mA 0.09 0.55 VCC = 3.0V; VI = VIH or VIL; IO = 12mA 0.19 0.80 VCC =23t o36 V;II Input leakage current VCC = 2.3 to 3.6V; V V or GND 0.1 5 µAI g VI = VCC or GND µ IOZ 3-State output OFF-state currentVCC = 2.3 to 3.6V; VI = VIH or VIL; VO = VCC or GND 0.1 10 µA ICC Quiescent supply current VCC = 2.3 to 3.6V; VI = VCC or GND; IO = 0 0.2 40 µA ΔICC Additional quiescent supply currentVCC = 2.3V to 3.6V; VI = VCC – 0.6V; IO = 0 150 750 µA NOTE: 1. All typical values are at Tamb = 25°C.

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 7

AC CHARACTERISTICS FOR V CC = 2.3V TO 2.7V RANGE GND = 0 V; tr = tf ≤ 2.0 ns; CL = 30 pF LIMITS SYMBOL PARAMETER WAVEFORM VCC = 2.3 to 2.7 V UNIT MIN TYP 1 MAX Propagation delay An to Yn 1, 7 1.0 3.5 5.2 tPHL /tPLH Propagation delay LE to Yn 2, 7 1.3 4.1 6.0 ns Propagation delay CP to Yn 4, 7 1.4 4.0 6.8 tPZH /tPZL 3-State output enable time OE to Yn 6, 7 1.4 3.8 6.3 ns tPHZ /tPLZ 3-State output disable time OE to Yn 6, 7 1.0 2.6 4.4 ns t CP pulse width HIGH or LOW 4, 7 3.3 1.0 – nstW LE pulse width HIGH 2, 7 3.3 0.7 – ns tS Set-up time An to CP 5, 7 0.3 –0.2 – nstSU Set-up time An to LE 3, 7 0.5 0 – ns t Hold time An to CP 5, 7 1.0 0.4 – nsth Hold time An to LE 3, 7 0.5 0.1 – ns fmax Maximum clock pulse frequency 4, 7 150 190 – MHz NOTE: 1. All typical values are at VCC = 2.5V and Tamb = 25°C. AC CHARACTERISTICS FOR V CC = 3.0V TO 3.6V RANGE AND VCC = 2.7V GND = 0 V; tr = tf ≤ 2.5 ns; CL = 50 pF LIMITS LIMITS SYMBOL PARAMETER WAVEFORM VCC = 3.3 ± 0.3 V VCC = 2.7 V UNIT MIN TYP 1, 2 MAX MIN TYP 1 MAX Propagation delay tPHL /tPLH Propagation delay LE Propagation delay CP to Yn tPZH /tPZL 3-State output enable time OE tPHZ /tPLZ 3-State output disable time OE t CP pulse width HIGH or LOW 4, 7 3.3 0.7 – 3.3 1.2 – nstW LE pulse width LOW 2, 7 3.3 0.6 – 3.3 0.6 – ns tS Set-up time An to CP 5, 7 0.3 –0.2 – 0.3 –0.2 – nstSU Set-up time An to LE 3, 7 0.5 0 – 0.5 0 – ns t Hold time An to CP 5, 7 0.9 0.7 – 1.2 0.4 – nsth Hold time An to LE 3, 7 1.0 0.4 – 1.0 0.1 – ns fmax Maximum clock pulse frequency 4, 7 150 240 – 150 190 – MHz NOTES: 1. All typical values are measured Tamb = 25°C. 2. Typical value is measured at VCC = 3.3 V.

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 8

AC WAVEFORMS FOR V CC = 3.0 V TO 3.6 V AND VCC = 2.7 V VM = 1.5 V VX = VOL + 0.3 V VY = VOH – 0.3 V VOL and VOH are the typical output voltage drop that occur with the output load. V I = 2.7 V AC WAVEFORMS FOR V CC = 2.3 V TO 2.7 V AND VCC < 2.3 V RANGE VM = 0.5 VCC VX = VOL + 0.15 V VY = VOH – 0.15 V VOL and VOH are the typical output voltage drop that occur with the output load. VI = VCC An INPUT tPHL tPLH VOL VI GND VOH Yn OUTPUT SH00132 VM VM NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V Waveform 1. Input (An) to output (Yn) propagation delay LE INPUT Yn OUTPUT VI GND VOH VOL tPHL tPLH tW VM VM VM SH00165 NOTE: VM = 0.5 VCC at VCC = 2.3 to 2.7 V Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Yn) propagation delays. ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ An INPUT LE INPUT tSU th NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance. tSU th VI GND VI GND VM VM SH00166 VM = 0.5VCC at VCC = 2.3 to 2.7 V Waveform 3. Data set-up and hold times for the An input to the LE input CP INPUT Yn OUTPUT VI GND VOH VOL tPHL tPLH tW 1/fMAX SH00135 VM VM VM NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V Waveform 4. The clock (CP) to Yn propagation delays, the clock pulse width and the maximum clock frequency. VI GND ÉÉÉÉ ÉÉÉÉ ÉÉÉÉ ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ ÉÉÉÉÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉ An INPUT VI GND VOH Yn OUTPUT VOL CP INPUT tsu th tsu th NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance. SH00136 VM VM VM = 0.5VCC at VCC = 2.3 to 2.7 V Waveform 5. Data set-up and hold times for the An input to the clock CP input tPLZ tPZL VI nOE INPUT GND VCC OUTPUT LOW-to-OFF OFF-to-LOW VOL VOH OUTPUT HIGH-to-OFF OFF-to-HIGH GND outputs enabled outputs enabled outputs disabled tPHZ VM VM VM tPZH VX VY SH00137NOTE: VM = 0.5VCC at VCC = 2.3 to 2.7 V Waveform 6. 3-State enable and disable times

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 9

D.U.T. VO C L VCC R L = 500 Ω Test Circuit for switching times Open GND DEFINITIONS VCC VI < 2.7V V CC TEST S 1 tPLH/tPHL Open R L = Load resistor C L = Load capacitance includes jig and probe capacitance R T = Termination resistance should be equal to ZOUT of pulse generators. 2 /C0060 VCCtPLZ/tPZL 2.7V2.7–3.6V tPHZ/tPZH GND R L = 500 Ω 2 * VCC SV00906 Waveform 7. Load circuitry for switching times

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 10

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm SOT364-1

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 11

Philips Semiconductors Product specification 74ALVC162834A18-bit registered driver with inverted register enable and 30Ω termination resistors (3-State)

2000 Mar 14 12

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Disclaimers Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors

811 East Arques Avenue

P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381  Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A. Date of release: 02-00 Document order number: 9397-750-06958 /C0080 /C0115 /C0111/C0110/C0111 /C0115 Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Production Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Data sheet status [1] Please consult the most recently issued datasheet before initiating or completing a design.