A1276

TA1276AFG TOSHIBA | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 83

Technical content

Features

• Video/chroma section
• Y delay line
• Chroma trap
• IQ demodulation for NTSC, UV demodulation for PAL
• BEP (back end processor) section
• Enable to process a YUV signal independently
• Double scanning signal processing capability (Y processing section)
• Black stretcher (controlled by I2C bus)
• DC restoration circuit (controlled by I2C bus)
• Highbright-color circuit
• D.L. aperture sharpness circuit + super real transcend circuit (LTI)
• DŽ correction (enable to control binary line, gain/start point)
• Y noise reduction circuit
• Velocity scan modulation output (the first order differential output and phase/amplitude adjustment) (color difference section)
• Color detail enhancer
• Selectable relative phase and amplitude
• Flesh-color restoration
• Color DŽ circuit
• Baseband tint color (text section)
• RGB primary color output
• On screen display interface
• Linear RGB interface
• Fast blanking
• Drive control
• AKB (only black level) or cut-off bus control
• Deflection section
• High performance sync. separation circuit
• Adjustment free H and V oscillation circuit by countdown system
• Horizontal and vertical position adjustment
• Sync separation, HD output
• Horizontal and vertical pulse output in normal mode. Weight: 1.6 g (typ.)

49 64 63 61 60 58 56 54 53 51 50 48 46 45 44 43 42 DEF VCC (9 V) 32fH VCO NC AFC Filter DEF GND NC HD Out V.Sep. NC Chroma GND Chroma In NC APC Filter NC M PAL X’tal 1H DL Cont V/I Out Horizontal Output (SW)

4.43 MHz X’tal

3.58 MHz X’tal

VCC1 (5 V) NC Y1 Sync In Sync Out

80 U/Q In

76 Color Limiter

25 Analog B In

Ys2 (analog RGB) NC NC G S/H SCL SDA NC FBP In (BLK in) NC Curve odj. (ext CP in)

29 VP Ou t

32 B S/H

37 Digital GND

16 1 2 3 4 6 8 10 12 14 15 17 18 19 20 22 24 Analog G In Analog R In Analog OSD B In Analog OSD G In Analog OSD R In VCC2 (9 V) NC B Out NC NC TEXT GND 1 ABCL In YM In NC APL Det. Black Peak Hold V/I In

5 VSM Out

7 VCC3 (9 V)

9 TEXT GND 2

Ys1 (analog OSD) NC

• Pin 41 connect to VCC: Double Scan mode Note 1: [ ]: for Double Scan mode only (external clamping pulse input mode) Registor D/A Convert H parabola Phase Det <AFC-2> HD out/ BPP in (Ext. VBLK) H BLK Delay Line Sub Color H Phase Shift 32fH VCO V Sep H.V. Sync Sep. V Count Down Mode SW fsc Trap SW ACC Amp TOF SW ACC Det P/N Ident Det Filter Auto Adj. Chroma Demond. Delay Line Color Sys Ident H Count Down Delay Line TOF LPF fsc Trap CW Matrix Sharpness Control γ Correction DC Restore Black Level Cor Y Clamp Black Stretch Tint Uni-color Half Tone Uni-color Clamp Sub Cont Y NR Amp Chroma BLK

4.43 MHz

X’tal Chroma GND fsc Out SCP Out SECAM Control Y1 Out U/Q Out V/I Out 1H DL Control M PAL X’tal

3.58 MHz

X’tal APC Filter VCC1 (5 V) Chroma In Y1/Sync In V-Sep. HD Out Sync. Out DEF GND AFC Filter 32fH VCO DEF VCC (9 V) H. Out [SW] Curve Adjus t [Ext CP / BPP In ] FBP In [H/V BLK In] Digital GND SDA SCL Sharpness Delay Line SRT R Out G Out B Out

100 IRE

= 2.3 Vp-p I2C Bus Decoder H Drive Phase Det <AFC-1> SECAM Control SW fsc out Chroma VCO APC Det

1 H DL

Matrix Clamp Half Tone Color γ Delay Line SW IQ → UV Convert Flesh Color IQ/UV Clamp Black Peak Det APL Det VSM Mute VSM Amp HPF DL SW BLK Clamp Drive RGB out YM SW IK R. G. B. S/H OSD Amp Ys SW RGB γ SW SW Clamp ACL ABCL Amp RGB Matrix WPS Internal Clamp Mode or External Clamp Mode Contrast Clamp RGB Bright V Sync Sep VP out Ys SW Cutoff Cutoff G S/H B S/H Hi Bright Color CDE IK Cutoff Cutoff R S/H Sense In R S/H Color Limiter Y 2 In U/Q In V/I In Black Peak Hold APL Det. VSM Out YM In ABCL In Text GND 2 Text GND 1 VCC2 (9 V) Analog OSD R In Analog R In Analog G In Analog B In VP Out G S/H B S/H VCC3 (9 V) Analog OSD G In Analog OSD B In Ys1 (analog OSD) Ys2 (analog OSD) Color Peak Det Cutoff

No. Pin Name Function Interface Circuit Input/Output Signal V/I input U/Q input The pin through which R-Y (V)/I and B-Y (U)/Q signals are input. Input via clamp capacitor. When Burst: Chroma = 1:1 360 mV p-p DC: 5.0 V

2 Black peak

black stretching circuit. The black stretching gain varies depending on the voltage at this pin. DC

3 APL

ratio. Opening this pin can monitor the Y-signal that was subjected to black stretching. DC 4 NC None connect PIN. These pins connect to GND.  

5 VSM output

restoration. The output is muted with the switches of pins 32 and 36. DC 3.5 V 200 Ω 1 kΩ 4 kΩ 1 kΩ 1 kΩ 5 V 4.25 V 1 kΩ 1 kΩ 20 kΩ 5 kΩ 20 kΩ 200 Ω 200 Ω 1 kΩ 35 kΩ 200 Ω

No. Pin Name Function Interface Circuit Input/Output Signal

6 YM input

internal RGB signal. When the voltage at this pin is set to 7.0 V or more, the RGB output voltage.

7 V CC3 (9 V)

difference blocks. Connect 9 V (typ.).  

8 ABCL input

external uni-color, brightness, and dynamic ABL. Use this pin when using ABL or ACL. The sensitivity and starting point of the ABL and dynamic ABL can be set by using bus. ABCL OFF:

6 V or more

9 TEXT GND

block.  

10 TEXT GND

block.   R output G output B output Outputs RGB. 12 NC None connect PIN. These pins connect to GND.   14 NC None connect PIN. These pins connect to GND.   16 NC None connect PIN. These pins connect to GND.  

17 V CC2 (9 V)

block. Connect 9 V (typ.).   300 Ω 5 kΩ 15 kΩ 7.0 V Soft AKB 0.75 V Half Tone GND TV 5 kΩ 30 kΩ 30 kΩ 200 Ω 100 Ω 1 kΩ 10 kΩ 100 kΩ 100 kΩ 100 IRE: 2.3 Vp-p 2.5 V GND At Cont max BRT Cent.

No. Pin Name Function Interface Circuit Input/Output Signal Analog OSD R input Analog OSD G input Analog OSD B input The pin through which the OSD signal or analog RGB is input. (1) When inputting an OSD signal, input the ODS signal with a voltage of 0 to 5 V (4.1 V or more). (2) When inputting an analog RGB, input the RGB signal via clamp capacitor. ACL works on this input signal only when the entire screen is YS1-HI (the entire screen: OSD).

21 YS1

OSD/analog RGB (pin 18, 19, 20). When this switch is on, the VSM output is muted. Analog R input Analog G input Analog B input The pin through which the analog RGB is input. Input the RGB signal via clamp capacitor. 23 NC None connect PIN. These pins connect to GND.   26 NC None connect PIN. These pins connect to GND.  

27 YS2

analog RGB (pin 33, 34, 35) signal. When this switch is on, the VSM output is muted. 28 NC None connect PIN. These pins connect to GND.   1 kΩ 1 kΩ 100 IRE: 0.5 Vp-p DC: 3.6 V 5 V 0 V (1) (2) 1.3 kΩ 50 kΩ 2.25 V OSD 0.75 V VSM Mute GND TV 100 IRE: 0.5 Vp-p

3.5 V GND

1 kΩ 1 kΩ 1.3 kΩ 50 kΩ 0.75 V GND TV A. BGB

No. Pin Name Function Interface Circuit Input/Output Signal

29 VP output

Outputs the vertical pulse. This pin also serves as the external blanking input. When current stronger than 350 µA flows, blanking takes place due to the internal blanking and OR logic circuit. 30 NC None connect PIN. These pins connect to GND.   G S/H B S/H These pins are to be connected with a capacitor for sampling and holding a bais voltage in the AKB operation, of for clamping to set DC voltage of RGB outputs in the no-AKB mode. DC 33 NC None connect PIN. These pins connect to GND.   34 SCL The SCL pin of I 2C bus. 35 SDA The SDA pin of I 2C bus. 36 NC None connect PIN. These pins connect to GND.   200 Ω 5 kΩ 1.5 kΩ 4.25 V 5 kΩ 200 µA 0 V 5 V 500 Ω 31 1 kΩ AKB or Clamp 200 Ω 5 kΩ 5 kΩ 5 kΩ 1 kΩ R/G/B 200 Ω 200 Ω 50 kΩ Soft AKB (bus) 20 kΩ SDA 3 V 100 µF 50 Ω 20 kΩ SDA ACK 3 V

No. Pin Name Function Interface Circuit Input/Output Signal 37 Digital GND The GND pin of I 2L block.  

38 FBP input

AFC2, Y smoothing, and horizontal blanking. When double SCAM mode, input H blanking pulse (5 V or over). 39 NC None connect PIN. These pins connect to GND.   Curve correction (ext. CP/BPP input) (1) Used to correct distortion of picture in the case of high-tension fluctuation. Input the AC component of high-tension fluctuation. To disactivate the distortion correction feature, connect a capacitor of 0.01 µF between this pin and GND. (2) Double scan mode This pin is to input external CP (clamping pulse) and BPP (black peak detection stopping pulse). Horizontal output (mode SW) Produces the horizontal output. Connecting the DEF V CC to this pin can swich Double Scan mode. In this case, the horizontal output is not produced. HIGH: 3.2 V LOW: 0.2 V

42 DEF VCC

(9 V) The VCC of DEF block. Connect 9 V (typ.) to this pin.   200 Ω 8.25 V 2.25 V 1.0 V FBP 3.5 V 3.5 V 1.0 V (H BLK) 3.5 V (AFC-2) 9 V 45 kΩ 2.5 V 45 kΩ 45 kΩ 45 kΩ AFC-2 0 V 5 V 1.5 µs Ext BPP Ext BPP TH: 1.0 V Ext. Clamp Pulse Ext. CP TH: 3.6 V (1) DC 4.5 V (2) 5 kΩ 50 kΩ 15 kΩ 30 kΩ 30 kΩ 1.5 V 7.5 V

No. Pin Name Function Interface Circuit Input/Output Signal 43 32f H VCO Connect the ceramic oscillator for horizontal oscillation. The oscillator to be used is CSBLA503KECZF30, made by Murata electronics. 44 NC None connect PIN. These pins connect to GND.  

45 AFC filter

horizontal AFC. The frequency of the horizontal output varies depending on the voltage at this pin. DC

46 DEF GND The GND pin of DEF

block.   47 SYNC. output Output the synchronizing signal that was separated in the synchronous separation circuit. This pin is of the open collector system. Connect the pull-up resistor. 48 NC None connect PIN. These pins connect to GND.  

49 HD output

(1) When BUS HD-OUT = 0 Output the HD pulse (pulse duration: 1 µs) together with AFC. This pin also serves as the external input pin that accepts BPP (black peak detection stopping pulse) signal. (2) When BUS HD-OUT = 1 When AKB mode is ON, the pulse which covers AKB reference period is output. 1 kΩ 47 kΩ 10 kΩ 10 kΩ 3 kΩ 1 kΩ 130 mVp-p DC: 5.9 V 300 Ω 30 kΩ 7.5 V 200 Ω 5 V GND 200 Ω 1 kΩ HD 5 kΩ 6.5 V Ext. BPP 0 V

5 V 1 µs

BPP TH: 1.0 V HD 0 V 5 V (2) (1)

No. Pin Name Function Interface Circuit Input/Output Signal 50 V-Sep. Connect the filter separating the vertical synchronization. DC6.4 V 51 NC None connect PIN. These pins connect to GND.  

52 Y1/SYNC

Y signal is input. Input via clamp capacitor.

53 Chroma

chroma processing block.  

54 Chroma

chroma is input. Input the chroma signal that was subjected to Y/C separation. 55 NC None connect PIN. These pins connect to GND.   56 NC None connect PIN. These pins connect to GND.  

57 V CC1 (5 V)

and I2C Bus blocks. Connect 5 V (typ.)   500 Ω 1 kΩ 1 kΩ 30 kΩ 18 kΩ 6 kΩ

1 Vp-p

2.5 V GND 1 kΩ 10 kΩ 10 kΩ 2.5 V Burst level: 300 mVp-p 2.5 V GND

No. Pin Name Function Interface Circuit Input/Output Signal

58 APC filter

demodulating the chroma. The oscillation frequency of VCXO varies depending on the voltage at this pin. DC 60 NC None connect PIN. These pins connect to GND.   X’tal M PAL X’tal X’tal Connect X’tal. In the case of series capacity, the oscillation frequency (f can be changed. In the case of parallel capacity, the changeable range of frequency can be changed. DC 4.0 V 90 mV p-p 63 1H DL control Outputs the result of whether the signal is PAL, SECAM or NTSC. Connect the output to the 1H DL IC. In the case of discrimination between white or black, the voltage just before that is retained. The voltage immediately after turning-on is not fixed.

8.4 V: PAL

4.3 V: SECAM

0 V: NTSC

64 V/I output

Outputs R-Y (V) or Q signal. It includes LPF that can remove carrier. The chroma signal that routed ACC and TOF circuits (before demo input) can be monitored by pulling up this pin at 10 kΩ. DC 2.5 V Rainbow color bar : 360 mV p-p 2 kΩ 3 kΩ 1 kΩ 600 Ω 3 kΩ R 500 Ω 62 R Pin 62 1.5 kΩ Pin 61 2.5 kΩ Pin 59 2.5 kΩ 500 Ω 5 kΩ 89 kΩ 400 µF 1 kΩ 30 kΩ 1 kΩ

No. Pin Name Function Interface Circuit Input/Output Signal

65 U/Q output

Outputs B-Y (U) or I signal. It includes LPF that can remove carrier. DC 2.5 V Rainbow color bar : 360 mV p-p 66 NC None connect PIN. These pins connect to GND.  

67 Y 1 output

(TRAP can be turned on or off with bus.) and the Y delay line circuit. 68 NC None connect PIN. These pins connect to GND.  

69 SECAM

The input/output pin that is used to control the SECAM demodulation IC. When current stronger than 250 µA flows from this pin, that is recognized as SECAM. When PAL/NTSC 4.0 V When SECAM 0.75 V

70 SCP output

Outputs SCP (sand castle pulse). The output signal consists of clamp pulse, horizontal blanking pulse, and vertical blanking. The minimum load resistance is 3 kΩ. 71 NC None connect PIN. These pins connect to GND.   400 µF 1 kΩ 30 kΩ 1 kΩ 300 Ω 1 mA 500 Ω 2 kΩ 10 kΩ 200 Ω 8 kΩ 200 Ω 8.3 V 4.8 V 2.5 V GND

No. Pin Name Function Interface Circuit Input/Output Signal 72 f sc output Outputs oscillation waveform of VCXO. When 3.58 NTSC killer-off this pin voltage sets 3.2 V. When B/W or other systems killer-off, this pin voltage sets 1.4 V. DC 3.58 NTSC : 3.2 V B/W or Others system : 1.4 V AC 0.6 V p-p

73 SENSE

CRT Drive circuit.

74 R S/H The same as pin 31 and

1. The same as pin 31 and 32. DC 75 NC None connect PIN. These pins connect to GND.  

76 Color

Color the filter detecting the color limit. DC 77 NC None connect PIN. These pins connect to GND.  

78 Y 2 input

(V)/I and R-Y (U)/Q signals are input. Input via clamp capacitor. 79 NC None connect PIN. These pins connect to GND.   200 Ω 200 Ω 1 mA 500 Ω SENSE 1.5 V R G B 5 kΩ 30 kΩ 5 V 10 kΩ 2 kΩ 1 kΩ 1 kΩ 5 kΩ 5 kΩ

1 Vp-p (both signals)

6.3 V GND

Slave Address: 88H (10001000) Preset Sub Address MSB D6 D 5 D 4 D 3 D 2 D 1 D0 LSB MSB LSB

00 P-MUTE UNI-COLOR 1000 0000

01 BRIGHTNESS 1000 0000

02 COLOR Y-MUTE 1000 0000

03 TINT YM-SW 1000 0000

04 SHARPNESS YNR 1000 0000

05 RGB BRIGHTNESS WPS L 1000 0000

06 HI BRT RGB CONTRAST 1000 0000

07 SUB COLOR COLOR γ CLT 1000 0000

08 SUB CONTRAST Y- γ CURVE FLESH 1000 0000

09 G (R) DRIVE DR-SW 1000 0000

0B HORIZONTAL POSITION HV-SepL V-OFF H-BLK 1000 0000 0C R CUT OFF 1000 0000 0D G CUT OFF 1000 0000 0E B CUT OFF 1000 0000 0F R-Y PHASE R/B GAIN G/B GAIN G-Y PHASE 0000 0000

10 COLOR SYSTEM P/N-ID BB SW OSD-SL OS-ACL TX-ACL 0000 0000

11 VSM PHASE VSM GAIN APACON PEAK f 0 VSM-PB 0000 0000

12 DC RESTORATION POINT DC RESTORATION RATE DC REST. LIMIT 0000 0000 13 BLACK STRETCH POINT APL VS BSP Y- γ PNT VSM-H.PB FREQ 0000 0000

15 DYNAMIC ABL POINT DYNAMIC ABL GAIN AKB MODE 0000 0000

16 ABL POINT ABL GAIN RGB OUT MODE 0000 0000

17 HD-OUT V-BLK VERTICAL FREQUENCY VERTICAL POSITION 0000 0000

18 Y-DL C-TRAP TOF f 0 TOF-Q 0000 0000

Slave Address: 89H (10001001) D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0

0 PORSET COLOR SYSTEM X’tal V-FREQ V-STD H-LOCK

1 N-DET RGBOUT Y 1-IN IQ-IN Y 2-IN H-OUT VP-OUT IK-IN

P-MUTE Picture mute SW; (0): OFF, (1): ON ON UNI-COLOR Uni-color adjustment; −18dB to 0dB Center BRIGHTNESS Brightness adjustment (including sub adjustment); −40 IRE to +40 IRE Center COLOR Color adjustment; −20dB (color mute) to +4dB 0dB Y-MUTE Y mute SW; (0): ON, (1): OFF ON TINT Hue adjustment; −32° to +32° 0° TM-SW Half-tone SW (YUV input); (0): OFF, (1): ON OFF SHARPNESS Sharpness adjustment; −20dB to +14dB +8dB YNR Y Noise Reduction SW; (0): OFF, (1): ON OFF RGB BRIGHTNESS RGB Brightness Adjustment; −20 IRE to +20 IRE 0 IRE WPS L White Peak Suppression Level; (0): 130 IRE, (1): 110 IRE 130 IRE HI BRT High-bright color; (0): OFF, (1): ON OFF RGB CONTRAST RGB Contrast; −18dB to 0dB −18dB SUB COLOR Sub-color; −4dB to 0dB to +3dB 0dB COLOR γ Color γ correction point; CLT Color Limiter Level; (0): 1.8 V p-p, (11): 2.2 Vp-p 1.8 V p-p SUB CONTRAST Sub-contrast adjustment; −3dB to +3dB 0dB Y-γ CURVE Y-γ curve switching; FLESH Flesh color; (0): OFF, (1): ON OFF G (R)/B DRIVE R (G)/B drive gain adjustment; −5dB to 0dB to +3dB 0dB (40h) DG-SW Drive gain base axis switching; (0): G, (1): R G CDE Color Detail Enhancer; (0): ON (foced OFF when sharpness go through), (1): OFF ON HORIZONTAL POSITION Horizontal position adjustment; −3 µs to +3 µs 0 µs HV-SepL Sync separation level; (from SYNC TIP) (0): 35%, (1): 40% 35% V-OFF Vertical output SW; (0): ON, (1): OFF ON H-BLK Horizontal blanking SW; (0): ON, (1): OFF ON R/G/B CUTOFF R/G/B cut-off adjustment;

• When AKB-OFF: RGB output 2 V to 2.5 V to 3 V
• When AKB-ON: SENS input 1 V p-p to 1.5 Vp-p to 2 Vp-p (±5 IRE) Center (80h) R-Y PHASE R-Y relative phase switching; R/B GAIN R/B relative amplitude switching; G/B GAIN G/B relative amplitude switching; G-Y PHASE G-Y relative phase switching;

Color system; System X’tal Color Color TINI difference difference control mute input (000): NTSC 3.58 Forced OFF I/Q Enable (001): NTSC 3.58 Forced OFF U/V Enable (010): NTSC 4.43 Forced OFF U/V Enable (011): PAL 4.43 (N) Forced OFF U/V Enable (100): PAL M Forced OFF U/V Enable (101): SECAM 4.43 Forced OFF U/V Enable (110): MULTI 3.58/4.43 Forced OFF U/V Enable (111): Trinorma 3.58/M/N Forced OFF U/V Enable NTSC (000) P/N ID PAL/NTSC ident sensitivity switching; (0): LOW (when digital comb filter used), (1): Normal LOW BB SW Blue Back SW; (0): OFF, (1): ON OFF OSD-SL OSD peak suppressing level switching; (0): 96 IRE, (1): 76 IRE 96 IRE OS-ACL OSD ACL SW; (0): ON, (1): OFF ON TX-ACL RGB ACL SW; (0): Gain 1/2, (1): Normal Gain1/2 VSM PHASE VSM output phase switching; VSM GAIN VSM output gain switching; APACON PEAK f0 Apacon peak frequency switching; (000): Through (apacon off), (001): 4.0 MHz, (100): Through (apacon off), (101): 13 MHz, (000) Through VSM PB VSM output horizontal parabolic modulation SW; (0): Parabolic modulation OFF, (1): ON (nearby sharpness −3dB) Parabolic modulation OFF DC RESTORATION POINT DC restoration start point; (000): 0% to (111): 42% 0% DC RESTORATION RATE DC restoration rate; (000): 100% to (111): 130% 100% DC REST. LIMIT DC restoration limit point; (APL) BLACK STRETCH POINT (BSP) Black stretcher start point; When APL 0% (000): 22 IRE to (111): 56 IRE 22 IRE APL VS BSP (AVS) APL level vs. black stretcher start point; (00): 0dB to (11): 1.5dB, BSP + APL × BSP × AVS 0dB Y-γ PNT Y- γ point switching; (0): 100 IRE, (1): 95 IRE 100 IRE VSM-H. PB FREQ VSM output horizontal parabolic frequency; SHR-TRACKING Sharpness tracking; (00): HIGH, (11): LOW HIGH TEST Test mode; (0): NORMAL (1): Test mode (for factory test) Switched by sub-address 17H <during gate-pulse> D 2 (0): during V-BLK, (1): NORMAL Y/RGB smoothing OFF, Monitor of DAC at HD output NORMAL RGB-γ RGB- γ SW; (0): OFF, (1): ON OFF B.L.C. Block level automatic correction (priority over black stretcher); max 7.5 IRE (0): OFF, (1): ON OFF B.S.G. Black stretcher gain SW; (0) ON, (1): OFF ON B.D.L. Black detection SW; (0): 3 IRE, (1): 0 IRE 3 IRE BS-ARE Black area reinforcement SW; For wide TV (when using time axis compression IC) (0): ON, (1): OFF ON DYNAMIC ABL POINT Dynamic ABL detection voltage; (000): min to (111): max min

DYNAMIC ABL GAIN Dynamic ABL sensitivity; (000): min to (111): max min AKB MODE AKB MODE; Only black level (00): AKB OFF + S/H LOW, (01): AKB OFF + Cutoff BUS (10): AKB ON + I-DET NORMAL, (11): AKB ON + I-DET × 3 (00) AKB OFF + S/H LOW ABL POINT ABL detect voltage; (000): min to (111): max min ABL GAIN ABL GAIN; (000): min to (111): max min RGB OUT MODE RGB output mode SW; (00): NORMAL, (01): Only R, (10): Only G, (11): Only B NORMAL HD-OUT HD output SW; (0): HD output, (1): AKB period pulse HD output V-BLK Vertical Blanking SW; (0): ON, (1): OFF ON VERTICAL FREQUENCY Vertical Frequency; (000): AUTO (50, 60 Hz), (001): AUTO (50, 60 Hz/V MASK OFF), (010): 60 Hz, (011): 60 Hz (V MASK OFF), (100): Forced 262.5H, (101): Forced 263H, (110): Forced 312.5H, (111): Forced 313H, When (100), (101), (110), (111): AFC Free-run (000) AUTO VERTICAL POSITION Vertical position; (000): 0H to (111): 7H (1H STEP) 0H Y-DL Y-DL SW; (0) OFF, (1): ON ( +80 ns) OFF C-TRAP Chroma Trap SW; (0): OFF, (1): ON OFF TOF-f0 Selectable TOF Peak Frequency; (000): 0.8fsc + TOF OFF to (111): 1.5fsc TOF OFF TOF-Q Selectable TOF Q; (000): 0.6 to (111): 1.2 0.6

Delay Time From Y1 Input (PIN 52) to Y1 Output (PIN 67) Color Trap Y-DL Delay Time B/W  OFF ON 295 ns 375 ns OFF OFF OFF ON ON 295 ns (4.43) 295 ns (3.58/M/N) 375 ns (4.43) 375 ns (3.58/M/N) PAL/NTSC ON OFF OFF ON ON 295 ns (4.43) 310 ns (3.58/M/N) 375 ns (4.43) 390 ns (3.58/M/N) SECAM  OFF ON 495 ns 575 ns Read Mode Characteristic Explain PORSET Power On Reset; (0): RESISTER PRESET, (1): NORMAL COLOR SYSTEM Color system; Receiving system (judgement of ID ON/OFF) (00): B/W, (01): SECAM, (10): PAL, (11): NTSC V-FREQ Vertical frequency; (0): 50 Hz, (1): 60 Hz V-STD Vertical Standard ident; (0) NON-STANDARD, (1): STANDARD H-LOCK Horizontal Lock ident; (0): LOCK, (1): UN-LOCK N-DET Noise ident result; (0): FEW, (1): MANY RGBOUT, Y1-IN, IQ-IN, Y2-IN, H-OUT, VP-OUT Self-ident result; (0): NG, (1): OK IK IN IK input ident result; (0): NG, (1): OK

I2C Bus Transmission/Receiving Slave Address: 88H A6 A 5 A 4 A 3 A 2 A 1 A 0 W/R 1 0 0 0 1 0 0 0/1 Start/Stop Condition Bit Transmission Confirmation Response SDA SCL S Start condition P Stop condition SDA SCL SDA is not allowed to changed. SDA is not allowed to changed. SDA from Transmitter S 9 8 1 High impedance at 9th bit Low impedance only at 9th bit SDA from Receiver SCL from Master High impedance

At the moment of the first acknowledge, the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter. This acknowledge is still generated by the slave. The STOP condition is generated by the master. Optional Data Transmit Format: Automatic Increment Mode In this transmission method, data is set on automatically incremented sub-address from the specified sub-address. Purchase of TOSHIBA I2C components conveys a license under the Phillips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C standard Specification as defined by Phillips. 7 bit 8 bit MSB MSB S Slave address 1 A Receive data 01 A Transmit data 02 A P MSB 7 bit 7 bit 8 bit MSB MSB MSB 8 bit 7 bit 8 bit 8 bit S: Start condition MSB A: Acknowledge MSB P: Stop condition MSB S Slave address 0 A Sub address A Transmit data A P

Pin 41 H-out (mode SW) You can select the Double Scan Mode (external CP (clamping pulse) input mode), by connecting Pin 41 to DEF VCC. (the threshold of pin 23: 8.7 V = DEF VCC − 0.3 V) When Double Scan Mode, function of Pin 38 and 40 are changed.

• Normal Scan (internal CP) Mode: Pin 41  H-out The function of Pin 40 is curve correction input, that of Pin 38 is FBP (flay back pulse) input. The input signals of Y 2, U/I and V/I inputs (pin 1, 2 and 3), Analog OSD inputs (pin 18, 19 and 20), Analog RGB inputs (pin 22, 24 and 25) are clamped of the internal CP based on the Y1/Sync input (pin 52).
• Double Scan (external CP input) Mode: Pin 41  H-out The function of Pin 40 is EXT/BPP (Note 2) input, that of Pin 38 is H/V BLK (blanking) input. The input signals of Y 2, U/I and V/I inputs (pin 1, 78 and 80), Analog OSD inputs (pin 18, 19 and 20), Analog RGB inputs (pin 22, 24 and 25) are clamped of the external CP based on Pin 40. In case of Double Scan Mode, bus “V-BLK” should be set (1); OFF. Terminal Functions Mode Pin No. Normal Scan Mode (internal CP) Double Scan Mode (external CP input) Pin 41 H-out DEF V CC (9 V) Pin 40 Curve correction signal input EXT CP/BPP input Pin 38 FBP input (for AFC-2 detection, H BKL) H/V BLK input (for RGB H/V BLK, AKB) Pin 1, 78, 80 Pin 18, 19, 20 Pin 22, 24, 25 Clamping by internal CP (based on pin 52) Clamping by external CP (based on pin 40) Pin 52 Normal scan; Y/Sync signal input Pin 49 Normal scan; HD pulse output (based on pin 52) Pin 29 Normal scan; VP output (based on pin 52) Note 2: BPP: Black Peak detection stopping Pulse

Maximum Ratings (Ta ==== 25°C) Characteristics Symbol Rating Unit Supply voltage V CCmax 12 V Input terminal voltage e inmax 9 V p-p Power dissipation PD (Note 3) 2500 mW Power dissipation reduction rate 1/ θja 20.0 mW/°C Operating temperature T opr −20 to 70 °C Storage temperature T stg −55 to 150 °C Note 3: Refer to the figure below. (with device mounted on a PCB whose dimensions are 114.3 mm 76.2 mm × 1.6 mm and whose surface is 20% copper. mount the device on a PCB of at least these dimensions and whose surface is at least 20% copper.) Note 4: Short pins 9 and 10 together on the PCB. Figure 1 Power Dissipation Reduction Against Higher Temperature 2500 150 25 70 1600 Power dissipation P D (mW) Ambient temperature Ta (°C)

Recommended Condition In Use Characteristic Description Min Typ. Max Unit Pin 65 4.3 5.0 5.3 Supply Voltage Pin 42, Pin 17, Pin 7 8.7 9.0 9.3 V Y1/Sync, Y2 Input Signal Level White: 100%, including, synchronization (synchronization: minus) 0.9 1.0 1.1 V p-p When TOF OFF (burst level) 200 300 400 Chroma Input Signal Level When TOF ON (burst level) 100 200 300 mVp-p I/Q, U/V Input Level B:C = 1:1  300  mV p-p When OSD input (DC coupling) 4.2  5.0 V OSD/Analog RGB Input Level When analog RGB input (AC coupling) 0.4 0.5 0.6 Analog RGB Input Level  0.4 0.5 0.6 Vp-p FBP Width  11 12 13 µs FBP Input Current    1.5 RGB Output Current   1.0 2.0 H. OUT Output Current   3.0 10.0 Pin 47 Input Current   0.5 1.0 mA

Electrical Characteristics

(VCC1 ==== 5 V, VCC2/VCC3/DEF VCC ==== 9 V, Ta ==== 25°C, unless otherwise specified) Supply Current Pin Name Symbol Test Circuit Min Typ. Max Unit VCC1 I CC1  34.0 40.5 50.0 VCC2 I CC2  33.0 40.0 49.0 VCC3 I CC3  32.0 39.5 48.0 DEF VCC I CC4  9.5 12.8 18.0 mA

Pin No. Pin Name Symbol Test Circuit Min Typ. Max Unit 1 V/I INPUT V 1  4.8 5.0 5.2 2 BLACK PEAK HOLD V 2  4.2 4.4 4.6 3 APL DET V 3  4.8 5.0 5.2 5 VM OUTPUT V 5  3.2 3.5 3.8 8 ABCL INPUT V 8  5.85 6.10 6.35 18 OSD/ANALOG R INPUT V 18  3.3 3.6 3.9 19 OSD/ANALOG G INPUT V 19  3.3 3.6 3.9 20 OSD/ANALOG B INPUT V 20  3.3 3.6 3.9 21 Ys1 V 21  0 0.1 0.3 22 ANALOG R INPUT V 22  3.5 3.8 4.1 24 ANALOG G INPUT V 24  3.5 3.8 4.1 25 ANALOG B INPUT V 25  3.5 3.8 4.1 27 Ys2 V 27  0 0.1 0.3 40 CURVE CORRECTION V 40  4.3 4.5 4.7 43 32f H VCO V 43  5.4 5.7 6.0 49 SYNC. IN V 49  2.60 2.85 3.10 50 V SEP. V 50  5.7 6.1 6.5 52 Y 1 INPUT V 52  2.7 3.0 3.3 54 CHROMA INPUT V 54  2.2 2.5 2.8 59 3.58 MHz X’tal V 59  3.7 4.0 4.3 61 M PAL X’tal V 61  3.7 4.0 4.3 62 4.43 MHz X’tal V 62  3.7 4.0 4.3 64 V/I OUTPUT V 64  2.2 2.5 2.8 65 U/Q OUTPUT V 65  2.2 2.5 2.8 67 Y 1 OUTPUT V 67  1.7 2.0 2.3 69 SECAM CONT. V 69  3.7 4.0 4.3 76 COLOR LIMITER V 76  6.6 6.9 7.2 78 Y 2 INPUT V 78  6.1 6.3 6.5 80 U/Q INPUT V 80  4.8 5.0 5.2 V

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit Y2 input dynamic range DR 53   0.7 1.0 1.5 V p-p VB  −5 0 5 Black level shift VB3  (Note V1) 35 42 49 mV Black stretching amplifier maximum gain GBS  (Note V 2) 1.30 1.40 1.50 times PBST1  17 22 27 Black stretching start point (1) PBST2  (Note V3) 51 56 61 IRE PBS1   0 4 Black stretching start point (2) PBS2  (Note V4) 14 20 26 IRE ∆V001  30 50 70 ∆V010  90 110 130 D.ABL detection voltage ∆V100  (Note V5) 220 240 260 mV SDAMIN   0 0.04 D.ABL sensitivity SDAMAX  (Note V6) 0.280 0.295 0.310 V/V Black level correction B LC  (Note V 7) 6.5 7.0 7.5 IRE Pγ0  95 100 105 Y γ correction point Pγ100  2 5 8 IRE Gγ10  −5.8 −4.8 −3.8 Y γ correction gain Gγ11  −7.5 −6.5 −5.5 dB Black peak detection level ∆VBP  (Note V 8) −15 0 15 mV ADT100  0.9 1.0 1.1 DC restoration gain ADT130  (Note V9) 1.25 1.35 1.45 times VDT0  −3 0 3 DC restoration start point VDT48  (Note V10) 42 47 51 PDTL60  59 63 67 PDTL73  71 75 79 PDTL87  83 87 91 DC restoration limit point PDTL100  (Note V11) 95 99 103 FAPL01  3.3 4.2 5.1 FAPL10  2.6 3.3 4.0 FAPL11  2.0 2.5 3.0 FAPH01  11.2 14.5 17.4 FAPH10  9.5 11.9 14.3 Sharpness peak frequency FAPH11  6.5 8.1 9.7 MHz GMAXL  11 14 17 GMINL  −11 −8 −5 GMAXH  11 14 17 Sharpness control range GMINH  (Note V12) −9 −6 −3 dB GCENL  7 10 13 Sharpness control center gain GCENH  7 10 13 dB

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit GYL  −11 −8 −5 YNR characteristic GYH  (Note V13) −9 −6 −4 dB TSL1  100 120 140 TSRTL  40 60 80 TSH1  160 180 200 SRT response to 2T pulse input TSRTH  (Note V14) 20 30 45 ns FVL  When normal mode 7 9 11 VSM peak frequency FVH  When double scan mode 12.5 16 19.5 MHz GVL00  11 13 15 GVL10  −11 −9 −8 GVH00  11 13 15 GVH01  −7.5 −6 −5 GVH10  −11 −9 −7 VSM gain GVH11  (Note V15) −∞ −32 −26 dB GVRL  −4 −3 −2 GVLL  −4 −3 −2 GVRH  −4 −3 −2 VSM parabolic modulating gain GVLH  (Note V16) −4 −3 −2 dB Threshold voltage of VSM muting V SR36  Pin 21, Pin 27 0.65 0.75 0.85 V TVML1  0 50 100 TVML2  0 50 100 TVML3  0 50 100 TVML4  0 50 100 TVMH1  0 50 100 TVMH2  0 50 100 TVMH3  0 50 100 Response time for VSM high speed muting TVMH4  (Note V17) 0 50 100 ns TY2RD  When through 26 36 46 TY2RL  When normal mode 200 220 240 Between Y2 input and R output delay time TY2RH  When double scan mode 85 100 115 ns

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit F600  0.300 0.355 0.410 F300  0.300 0.355 0.410 F30  0.290 0.343 0.400 F10  0.090 0.113 0.135 Vp-p ACC characteristic A  (Note C1) 0.90 0.97 1.05 times es+  2.0 3.0 4.0 Sub color control characteristic es−  −6.0 −4.3 −2.0 dB β3  0.70 1.20 1.70 β4  0.70 1.20 1.70 APC frequency control sensitivity βM  (Note C2) 0.70 1.20 1.70 Hz/mV f3PH  250 500 2000 f3HH  250 500 2000 f3PL  −2000 −500 −250 f3HL  −2000 −500 −250 f4PH  250 500 2000 f4HH  250 500 2000 f4PL  −2000 −500 −250 f4HL  −2000 −500 −250 fMPH  250 500 2000 fMHH  250 500 2000 fMPL  −2000 −500 −250 APC pull-in/hold range fMHL  (Note C3) −2000 −500 −250 Hz f03  f 0 = 3.579545 MHz −200 0 200 f04  f 0 = 4.433619 MHz −200 0 200 3.58 MHz/4.43 MHz free run frequency f0M  f 0 = 3.575611 MHz −200 0 200 Hz f3c  When 3.58 NTSC 0.54 0.78 0.96 f4c  When 4.43 PAL 0.52 0.72 0.90 fsc output amplitude fMc  When M-PAL 0.54 0.78 0.96 Vp-p V1a  When 3.58 NTSC 2.80 3.20 3.50 fsc output DC level V1b  Except for 3.58 NTSC 1.15 1.55 1.75 V Q Axis v BN  290 355 415 IQ color difference signal output level I Axis v RN  When B:C = 1:1 signal 290 355 415 mVp-p IQ signal demodulation ratio v RN/vBN  R-Y/B-Y 0.94 1.00 1.15  Q Axis θBN  29.0 33.0 37.0 IQ demodulation angle I Axis θRN  118.0 123.0 126.0 IQ demodulation angle Relative θBRN  I-Q 87.0 90.0 93.0 ° B-Y v BP  290 355 415 UV color difference signal output level R-Y v RP  When B:C = 1:1 signal 290 355 415 mVp-p UV signal demodulation ratio v RP/vBP  R-Y/B-Y 0.94 1.00 1.10  UV demodulation angle R-Y θRP  85.0 90.0 93.0 UV demodulation angle Relative θBRP   87.0 90.0 93.0 °

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit vBNe   1.90 4.00 vRNe   1.90 4.00 vBPe   1.90 4.00 Residual carrier level vRPe  fsc level  1.90 4.00 mVp-p vBHNe   1.90 4.00 vRHNe   1.90 4.00 vBHPe   1.90 4.00 Residual higher harmonics level vRHPe  fsc × 2 level  1.90 4.00 mVp-p VBN  B-Y output 1.80 2.15 2.50

3.58 NTSC

VRN  R-Y output 1.90 2.24 2.60 VBP  B-Y output 1.80 2.15 2.50 Color difference output DC voltage

4.43 NTSC

VRP  R-Y output 1.90 2.25 2.60 V PAL V DLP  8.00 8.30 8.60 NTSC V DLS  4.00 4.30 4.60 1HDL output DC level SECAM V DLN  Output from pin 0.01 0.50 0.20 V CP SCH  7.50 7.80 8.10 HD SCM  3.95 4.20 4.45 Sand castle pulse height VD SCL  2.25 2.50 2.75 V SEN  3.70 4.00 4.30 SEP  3.70 4.00 4.30 SECAM output DC level SES  (Note C4) 0.40 0.70 1.00 V vNCL  3.80 5.83 7.87 vNCH  2.52 3.88 5.24 vNBL  3.73 5.74 7.75 NTSC ident sensitivity vNBH  (Note C5) 2.44 3.75 5.06 mVp-p vPCL  4.80 6.83 8.87 vPCH  3.52 4.88 6.24 vPBL  4.73 6.74 8.75 PAL ident sensitivity vPBH  (Note C6) 3.44 4.75 6.06 mVp-p GFH3  20.7 22.7 24.7 GFC3  20.2 22.2 24.2 GFL3  18.2 20.2 22.2 GFH4  19.1 21.1 23.1 GFC4  19.4 21.4 23.4 TOF characteristic GFL4  (Note C7) 18.8 20.8 22.8 dB Through GYs  −1.21 0.00 1.06 Normal GYd  −1.21 0.00 1.06 Y1 in to Y1 out AC gain Double GYt  20 Ɛog (output level/input level) −1.21 0.00 1.06 dB Y1 in to Y1 out frequency bandwidth Gf Y1   −4.0 −1.0 0.0 dB

3.58 GT C3   −25 −20

4.43 GT C4 

 −25 −20 dB 3.58 NTSC VD3  1.30 1.60  Y1 input dynamic range

4.43 PAL VD4 

1.30 1.60  Vp-p

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit GR  2.95 3.30 3.70 GG  2.95 3.30 3.70 AC gain GB  (Note T1) 2.95 3.30 3.70 times GG/R  0.94 1.00 1.06 AC gain axial difference GB/R  0.94 1.00 1.06 R G fR  25 30  G G fG  25 30  Output bandwidth B G fB  at −3dB point 25 30  MHz vuMAX  0.59 0.66 0.74 vuCNT  0.34 0.39 0.44 vuMIN  0.09 0.11 0.13 Vp-p Uni-color control characteristic ∆vu  (Note T2) 14 15 16 dB VbrMAX  4.1 4.4 4.7 VbrCNT  3.25 3.55 3.85 Brightness control characteristic VbrMIN  (Note T3) 2.4 2.7 3.0 V Brightness control sensitivity Gbr  (Note T 4) 5.7 6.6 7.5 mV Vwps1  2.75 2.95 3.15 White peak slice level Vwps2  (Note T5) 2.30 2.50 2.70 Vp-p Black peak slice level V BPS  (Note T 6) 2.10 2.26 2.42 V R N 41   −58 −49 G N 42   −58 −49 Signal-to-noise ratio of RGB output B N 43   −58 −49 dB GHT1  0.45 0.50 0.55 Half-tone gain GHT2  (Note T7) 0.45 0.50 0.55 times Half-tone ON voltage V HT  Pin 6 0.65 0.85 1.05 V R VVR  0.3 0.8 1.3 G VVG  0.3 0.8 1.3 V-BLK pulse output level B VVB  0.3 0.8 1.3 V R VHR  0.3 0.8 1.3 G VHG  0.3 0.8 1.3 H-BLK pulse output level B VHB  0.3 0.8 1.3 V tdON   0.1 0.3 Blanking pulse delay time tdOFF  (Note T8)  0.15 0.3 µs Sub-contrast control range ∆VSU−  −3.8 −3.3 −2.8 dB V#41  2.25 2.50 2.75 V#42  2.25 2.50 2.75 RGB output voltage V#43  (Note T9) 2.25 2.50 2.75 V RGB output voltage triaxial difference ∆Vout    0 150 mV CUT+  0.45 0.50 0.55 Cut-off voltage control range CUT−  (Note T10) 0.45 0.50 0.55 V

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit DRG+  2.35 2.85 3.35 DRB+  2.35 2.85 3.35 DRR+  2.35 2.85 3.35 Drive adjustment control range DRR−  (Note T11) −5.75 −5.00 −4.25 dB MURD  2.1 2.26 2.42 Output voltage of muting MUGD  (Note T12) 2.1 2.26 2.42 V BBR  2.1 2.26 2.42 BBG  2.1 2.26 2.42 V Output voltage of blue back BBB  (Note T13) 1.15 1.30 1.45 V p-p ACL1  −5 −3 −1 ACL characteristic ACL2  (Note T14) −14.5 −13 −11.5 dB ABLP1  0.12 0.17 0.22 ABLP2  0.04 0.09 0.14 ABLP3  −0.05 0.00 0.05 ABL point ABLP8  (Note T15) −0.50 −0.45 −0.40 V ABLG1  −0.04 0.00 0.00 ABLG2  −0.09 −0.04 0.00 ABL gain ABLG8  (Note T16) −0.10 −0.92 −0.87 V V43R  2.25 2.5 2.75 V42R  0.3 0.8 1.3 V41R  0.3 0.8 1.3 V43G  0.3 0.8 1.3 V42G  2.25 2.5 2.75 V41G  0.3 0.8 1.3 V43B  0.3 0.8 1.3 V42B  0.3 0.8 1.3 RGB output mode V41B  (Note T17) 2.25 2.5 2.75 V θACBR   1  θACBG   2  θACBB   3  H VACBR  0.1 0.125 0.15 VACBG  0.1 0.125 0.15 ACB pulse phase/amplitude VACBB  (Note T18) 0.1 0.125 0.15 Vp-p

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit IKR  1.45 1.65 1.85 IKG  1.45 1.65 1.85 IK input level IKB  Pin 73 input level 1.45 1.65 1.85 V γ1R  40 50 60 γ2R  60 70 80 IRE ∆1R  0.75 1.50 2.25 dB γ1G  40 50 60 γ2G  60 70 80 IRE ∆1G  0.75 1.50 2.25 dB γ1B  40 50 60 γ2B  60 70 80 IRE ∆1B  0.75 1.50 2.25 RGB γ correction characteristic ∆3B  (Note T19) −4.05 −3.30 −2.55 dB GTXR  4.0 4.5 5.0 GTXG  4.0 4.5 5.0 Analog RGB gain GTXB  (Note T20) 4.0 4.5 5.0 times GTXG/R  0.94 1.00 1.06 Analog RGB gain triaxial difference GTXB/R  0.94 1.00 1.06 R Gf TXR  25 30  G Gf TXG  25 30  Analog RGB bandwidth B Gf TXB  at −3dB point 25 30  dB R DR35  0.6 1.0 1.5 G DR34  0.6 1.0 1.5 Analog RGB input dynamic range B DR33  0.6 1.0 1.5 Vp-p VTXWPSR  2.30 2.55 2.80 VTXWPSG  2.30 2.55 2.80 Analog RGB white peak slice level VTXWPSB  (Note T21) 2.30 2.55 2.80 Vp-p VBPSR  2.10 2.26 2.42 VBPSG  2.10 2.26 2.42 Analog RGB black peak limiter level VBPSB  (Note T22) 2.10 2.26 2.42 V

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit vuTXRMAX  0.8 0.9 1.0 vuTXGMAX  0.8 0.9 1.0 vuTXBMAX  0.8 0.9 1.0 vuTXRCNT  0.45 0.52 0.59 vuTXGCNT  0.45 0.52 0.59 vuTXBCNT  0.45 0.52 0.59 vuTXRMIN  0.10 0.12 0.14 vuTXGMIN  0.10 0.12 0.14 vuTXBMIN  0.10 0.12 0.14 Vp-p ∆vuTXR  15.5 17.0 18.5 ∆vuTXG  15.5 17.0 18.5 RGB contrast control characteristic ∆vuTXB  (Note T23) 15.5 17.0 18.5 dB VbrTXMAX  3.3 3.5 3.7 VbrTXCNT  2.85 3.05 3.25 Analog RGB brightness control characteristic VbrTXMIN  (Note T24) 2.45 2.65 2.85 V Analog RGB brightness control sensitivity GbrTX  (Note T 25) 6.0 6.8 7.6 mV Analog RGB mode ON voltage VTXON  Pin 27 0.65 0.85 1.05 V TXACL1  −2 −1 −0.05 Text ACL characteristic TXACL4  (Note T26) −16.5 −15.0 −13.5 dB GOSDR  4.1 4.8 5.4 GOSDG  4.1 4.8 5.4 Analog OSD gain GOSDB  (Note T27) 4.1 4.8 5.4 times GOSDG/R  G/R 0.94 1.00 1.06 Analog OSD gain triaxial difference GOSDB/R  B/R 0.94 1.00 1.06 GfOSDR  25 30  GfOSDG  25 30  Analog OSD band width GfOSDB  at −3dB point 25 30  dB VOSD1R  1.80 2.00 2.20 VOSD1G  1.80 2.00 2.20 VOSD1B  1.80 2.00 2.20 VOSD2R  1.45 1.65 1.85 VOSD2G  1.45 1.65 1.85 Analog OSD white peak slice level VOSD2B  (Note T28) 1.45 1.65 1.85 Vp-p VOSD3R  2.10 2.26 2.42 VOSD3G  2.10 2.26 2.42 Analog OSD black peak limiter level VOSD3B  (Note T29) 2.10 2.26 2.42 V VOSDDCR  2.3 2.5 2.7 VOSDDCG  2.3 2.5 2.7 Analog OSD output DC voltage VOSDDCB  (Note T30) 2.3 2.5 2.7 V Analog OSD mode ON voltage V OSDON  Pin 21 2.05 2.30 2.55 V

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit OSDACL1   0  OSDACL2   0  OSDACL3  −6.5 −4.5 −2.5 OSD ACL characteristic OSDACL4  (Note T31) −16.5 −15 −13.5 dB Crosstalk of RGB inputs GCT    −50 −45 dB Color Difference Section Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit vuCYMAX  1.5 1.8 2.13 vuCYCNT  0.85 1.0 1.2 vuCYMIN  0.24 0.29 0.355 Vp-p Color difference signal contrast control characteristic ∆vuCY  (Note A1) 14.0 15.5 17.0 dB vuCYMAX  1.18 1.4 1.68 vuCYCNT  0.73 0.86 1.04 vuCYMIN  0.076 0.090 0.108 Vp-p ∆vuCY+  3 4 5 Color control characteristic ∆vuCY−  (Note A2) −20 −18 −16 dB 00 θR90  88 90 92 01 θR93  90 92 94 10 θR96  92 94 96 R-Y relative phase 11 θ112  109 111 113 00 vR 56/vB  0.55 0.58 0.61 01 vR 68/vB  0.67 0.7 0.73 10 vR 76/vB  0.78 0.81 0.84 R-Y relative amplitude 11 vR 84/vB  0.85 0.88 0.91 times 00 θG236  234 237 240 01 θG240  238 241 244 10 θG244  242 245 248 G-Y relative phase 11 θG253  251 254 257 00 vG 30/vB  0.275 0.300 0.325 01 vG 325/vB  0.300 0.325 0.350 10 vG 35/vB  0.325 0.350 0.375 G-Y relative amplitude

11 Gv 375/vB 

0.350 0.375 0.400 times R GHT RY  0.47 0.50 0.53 G GHT GY  0.47 0.50 0.53 Color difference half-tone gain B GHT BY  (Note A3) 0.47 0.50 0.53 times Vγ1  0.09 0.23 0.37 Vγ2  0.23 0.37 0.51 Vγ3  0.38 0.52 0.66 Vp-p Color γ characteristic ∆γ  (Note A4) 0.65 0.75 0.85  CLT0  1.45 1.65 1.85 Color limiter characteristic CLT1  (Note A5) 1.8 2.0 2.2 Vp-p High bright color gain HBC1  (Note A 6) 0.02 0.04 0.06 times

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit θTRMAX  R 29 33 37 Max θTBMAX  B 29 33 37 θTRMIN  R −37 −33 −29 Base band tint control characteristic Min θTBMIN  B −37 −33 −29 Flesh color characteristic Fa33  (Note A 7) 0.38 0.48 0.58  DRR-Y   0.9 1.2 1.5 Color difference signal input dynamic range DRB-Y  0.9 1.2 1.5 Vp-p GCD0  15.0 18.0 21.0 Color detail emphasis characteristic GCD1  (Note A8)  −15.0 0.0 Vp-p θI → U  31 33 35 Phase shift at IQ → UV conversion θQ → V  31 33 35 DEF Section Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit 32fH VCO oscillation start voltage V VCO  3.1 3.4 3.7 V Horizontal output start voltage VH ON23  DEF VCC Voltage 4.7 5.0 5.3 V Horizontal output duty cycle T 23  Pin 41 38.5 40.5 42.5 % fH050  Vertical freq.; Auto 15475 15625 15775 Horizontal output free-run frequency fH060  Vertical freq.; 60 Hz 15585 15734 15885 Hz fHMIN  14700 15000 15300 Variable range of horizontal output frequency fHMAX  Variable pin 45 voltage 16500 16700 16900 Hz Horizontal output frequency control sensitivity βH  (Note D 1) 180 230 280 Hz/ 0.1 V High level V H23  2.7 3.0 3.3 Horizontal output voltage Low level V L23  Pin 40  0.15 0.30 V SPH1  11.1 11.3 11.5 SPH2  0.35 0.45 0.55 Horizontal output phase SPH3  (Note D2) 0.11 0.21 0.31 V Curve correction characteristic ∆H24  (Note D 3) 2.3 2.5 2.7 V Variable range of horizontal picture position ∆HSFT  (Note D 4) 5.7 6.2 6.7 V Clamp pulse start phase CP S  2.8 2.9 3.1 V Clamp pulse width CP W  (Note D5) 1.0 1.2 1.4 V Threshold of external clamp pulse input CPV30  Pin 40 3.3 3.6 3.9 V Threshold of external clamp mode switching CPMV23  Pin 41 8.5 8.7 8.9 V BPv17  Pin 49, at normal scan 0.9 1.1 1.3 Threshold of external black peak hold stopping pulse BPv24  Pin 40, at doble scan 0.9 1.1 1.3 SPC gate pulse start phase GP S  1.9 2.1 2.3 µs SPC gate pulse width GP W  (Note D6) 1.9 2.1 2.3 µs

Characteristics Symbol Test Circuit Test Condition Min Typ. Max Unit SPC horizontal blanking pulse start phase HPS  4.6 4.8 5.0 µs HPW50  9.9 10.4 10.9 SPC horizontal blanking pulse pulse width HPW60  (Note D7) 10.5 11.0 11.5 µs HD output start phase HD S  0.7 0.9 1.1 µs HD output pulse width HD W  0.7 0.9 1.1 µs HD output voltage VH D  (Note D8) 4.5 4.8 5.1 V Threshold of AFC-2 detection V HBLK1  Pin 38, at normal scan 3.2 3.5 3.8 V Threshold of horizontal timing V HBLK2  Pin 38, at doble scan 3.2 3.5 3.8 V Threshold of blanking pulse V HBLK3  Pin 38, H/V blanking 0.8 1.1 1.4 V Vertical blanking pulse start phase VP 50S1  46 48 50 µs Vertical blanking pulse stop phase VP 50S2  (Note D9)  23  H Vertical blanking pulse start phase VP 60S1  46 48 50 µs Vertical blanking pulse stop phase VP 60S2  (Note D10)  21  H External blanking threshold current ABLK  Pin 30 input current 150 300 400 µA Vertical output start voltage V ON  DEF V CC voltage 4.7 5.0 5.3 V fV050  Vertical freq.; Auto 40 45 50 Vertical output Free-run frequency fV060  Vertical freq.; 60 Hz 48 53 58 Hz VVH  4.7 5.0 5.3 Vertical output voltage VVL  Pin 29  0.0 0.3 V fPL1   224.5  Vertical pull-in range (1) fPH1   353  H fPL2   224.5  Vertical pull-in range (2) fPH2   297  H Vertical pull-in range (3) f 50P   288.5  H Vertical pull-in range (4) f 60P  (Note D11)  288  H VR50S1  44 46 48 VG50S1  44 46 48 RGB vertical blanking pulse start phase (1) VB50S1  44 46 48 µs VR50S2   19  VG50S2   19  RGB vertical blanking pulse stop phase (1) VB50S2  (Note D12)  19  H VR60S1  44 46 48 VG60S1  44 46 48 RGB vertical blanking pulse start phase (2) VB60S1  44 46 48 µs VR60S2   17  VG60S2   17  RGB vertical blanking pulse stop phase (2) VB60S2  (Note D13)  17  H

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions Video Block Video block common test conditions 1) SW 13: A, SW18: ON, SW20: ON, SW23: ON, SW33: A, SW34: A, SW35: A, SW37: A, SW38: A, SW39: A, SW46: ON, SW51: B, SW52: B 2) For testing, see the picture sharpness AC characteristics testing circuit diagram. After using the preset values to transmit the BUS control data, set ACB operation switching to ACB off (01). 3) Ensure the composite signal is always input to pin 52 (Y 1/sync input). V1 Black Detect Level Shift C OFF C C 1) Set the BUS control data to the preset value. 2) Connect pin 78 to an external power supply (PS) and observe pin 2. 3) Turn the Y mute off (1), turn the black stretch gain off (1), and set the black detect level to 0 IRE (1). 4) Increase the PS voltage from 5 V and measure the DC differential VB of pin 3 where the picture period (high period) of pin 2 goes low. 5) Set the black detect level to 3 IRE (0). 6) As in 4), measure the DC differential VB3 of pin 3. V2 Black Stretch Amp Maximum Gain ↑ ↑ A A 1) Set the BUS control data to the preset value. 2) Set SW50 to A (maximum gain) and input a 500 kHz sine wave to TP78. 3) Use pin 78 to adjust the signal amplitude to 0.1 V p-p. 4) Turn the Y mute off (1), turn the black stretch gain off (1), and measure the amplitude VA of pin 3. 5) Turn the black stretch gain on (0) and measure the amplitude VB of pin 3. 6) Calculate the G BS using the following formula. GBS = VB ÷ VA Pin 38 VB.VB3 Pin 3

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V3 Black Stretch Start Point (1) C OFF A C 1) Set the BUS control data to the preset value. 2) Set SW 50 to A (maximum gain), turn the Y mute off (1), and turn the black stretch gain off. 3) Connect pin 78 to an external power supply (PS), increase the voltage from V 53, and plot the resulting change in voltage S1 of pin 3. 4) Next, turn the black stretch gain on (0), set the black stretch point 1 to the minimum (000), increase the PS voltage from V53 as in 3), and plot the resulting change in voltage S2 of pin 3. 5) Set the black stretch point 1 to the maximum (111), increase the PS voltage from V 53 as in 3), and plot the change in voltage S3 of pin 3. 6) Use the diagram below to calculate the intersections V BST1 and VBST2 of S1, S2, and S3. Use the following formulas to calculate PBST1 and PBST2. PBST1 [(IRE)] = ((VBST1 [V] − V49 [V] ÷ 1.4 [V]) × 100 [(IRE)] PBST2 [(IRE)] = ((VBST2 [V] − V49 [V] ÷ 1.4 [V]) × 100 [(IRE)] Pin V49 VBST2 S2 (asymptotic line) VBST1 Pin

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V4 Black Stretch Start Point (2) C ON A A 1) Set the BUS control data to the preset value. 2) Turn the black stretch gain off (1), turn the Y mute off (1), and turn the video mute off (0). Input the TG7 linearity to TP53, use pin 78 to adjust the amplitude as in the diagram, set unicolor to the center (1000000), and measure the resulting amplitude (V 43) of pin 11 (R OUT). 3) Turn the black stretch gain on (0), connect pin 3 to an external power supply (PS), and measure pin 11 (R OUT). 4) When the black stretch start point 2 data are at the minimum (000), calculate as in the diagram the black stretch start point differential ∆V 000 for when P is V49 (APL 0%) and for when P is V49 + 1.0 [V] (APL 100%). 5) Next, when the black stretch start point 2 data are maximum (111), calculate differential ∆V111 in the same way. 6) Calculate the following formulas. PBS1 = (∆V000/V43) × 100 PBS2 = (∆V111/V43) × 100 ∆V***

0.7 Vp-p

0.3 Vp-p

Pin 11 (R APL 0% APL 100% LINEARITY

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V5 D.ABL Detect Voltage C OFF A C 1) Set the BUS control data to the preset value. 2) Turn the Y mute off (1), set the ABL sensitivity to the minimum (000), set the D.ABL sensitivity to the maximum (111), and turn the black stretch gain off (1). 3) Connect pin 8 to an external power supply (PS) and decrease the voltage from 6.5 V. 4) Repeat 3) when the D.ABL detect voltage bus data are 000, 001, 010, and 100 respectively. Measure PS voltages V 000, V001, V010, and V100 when the picture period of pin 3 changes to low. (enlarge the range before measuring.) 5) Next, calculate the ∆V001, ∆V010, and ∆V100 voltage differentials from V000 and V001, V010, and V100. Pin 38 Pin 3 Detected Pin 3 Undetected

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V6 D.ABL Sensitivity C ON A C 1) Set the BUS control data to the preset value. 2) Turn the Y mute off (1), turn the black stretch gain off (1), and connect pin 8 to an external power supply. 3) With the D.ABL detect voltage at the minimum (000), plot the voltage characteristics of pin 3 in relation to the voltage of pin 8 when D.ABL sensitivity is at the minimum (000) and the maximum (111). 4) From the diagram, calculate the S DAMIN and SDAMAX gradients. SDAMIN, SDAMAX = ∆Y/∆X V7 Black Level Compensation ↑ OFF ↑ ↑ 1) Set the BUS control data to the preset value. 2) Turn the Y mute off (1), turn the black stretch gain off (1), and observe pin 3. 3) Turn the black level compensation on (1), measure ∆V 1 [mV], and calculate the following formula. Pin 8 Pin 3 10% 10% 100% ∆V1 [mV] Picture period

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V8 Black Peak Detect Level C ON C C 1) Set the BUS control data to the preset value. 2) Measure the DC voltage V 49 of pin 3. 3) Connect pin 78 to an external power supply (PS). 4) Turn the Y mute off (1), the black stretch gain off (1), and set the black detect level shift to 0 IRE (1). 5) Increase the PS from 0 V and measure the voltage V BP of pin 3 where the DC level of the picture period of pin 2 shifts from high to low. 6) Calculate ∆VBP from the following formula. ∆VBP = VBP − V49 V9 DC Transmission Rate Compensation Gain ↑ ↑ B ↑ 1) Set the BUS control data to the preset value. 2) Turn the Y mute off (1), turn the video mute off (0), and connect pin 78 to an external power supply (PS). 3) Measure the amplitude V 43 of pin 11, set the PS to V53 + 0.7 V, and adjust V43 to 0.7 Vp-p using unicolor. 4) With the DC transmission rate compensation gain at the minimum (000), measure ∆V1 and ∆V2 as in the diagram below. 5) Next, with the DC transmission rate compensation gain at the maximum (111), measure ∆V3 and ∆V4. 6) Calculate ADT100 and ADT130 from the following formula. Picture period ∆V2 (∆V4) Pin 11 waveform V53 + 0.2 [V]

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V10 DC Transmission Compensation Start Point C ON B C 1) Repeat steps 1) and 2) of V 21. 2) Measure the amplitude V 43 of pin 11, set the PS to V53 + 0.7 V, and adjust V43 to around 1.0 Vp-p using unicolor. 3) With the DC transmission compensation rate at the minimum (000), increase PS from V 53 and plot the relationship between the voltages of pins 3 and 11. 4) Next, with the DC transmission compensation rate at the maximum (111), increase PS from V 53 and plot the relationship between the voltages of pins 3 and 11. 5) With the DC transmission compensation rate at the maximum (111), increase the PS from V 53 when the DC transmission compensation start point reaches the maximum (111) and plot the relationship between the voltages of pins 3 and 11. 6) Calculate V DT0 and VDT42 from the following formula. Pin VPC DC transmission compensation rate 000 VSP0 Pin VSP42 DC transmission compensation start point DC transmission compensation start point

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V11 DC Transmission Compensation Limit Point C ON B C 1) Set the BUS control data to the preset value. 2) Turn the Y mute off (1), turn the video mute off (0), and with the unicolor set at maximum (1111111), connect pin 3 to an external power supply (PS). 3) Set the DC transmission compensation rate to the maximum (111). 4) Increase the PS from 5 V, observe pin 11, and plot the DC transmission compensation rate. 5) Repeat 4) above but change the DC transmission compensation limit point data. Calculate P DTL60, PDTL73, PDTL87, and PDTL100 from the measured data and the following formulas. Pin VL100 Pin 100% (00) VL73 V L87 VL60 87% (01) 73% (10) 60% (11)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V12 Picture Sharpness Control Range C OFF B A 1) Set the BUS control data to the preset value. 2) Input a sine wave to TP78. 3) Set the amplitude of pin 78 to 20 mV p-p. 4) Set the unicolor to the maximum (1111111), set SHR tracking to SRT-gain low (11), and set the aperture compensator peak frequency to 4.2M (001). 5) Turn the Y mute off (1), the video mute off (0), connect TP11 and TP15b, and observe TP15a. 6) Set the picture sharpness to the maximum (1111111). When the frequencies are 100 kHz and F APL01, measure the V100 and VL amplitudes respectively and calculate GMAXL by the formula shown below. 7) Next, set the picture sharpness to the minimum (0000000). As in 6), when the frequencies are 100 kHz and 2.4 MHz, measure the V100 and VL amplitudes respectively and calculate GMINL by the formula shown below. 8) Set the aperture compensator peak frequency to 7.7M (111) and the picture sharpness to the maximum (1111111). When the frequencies are 100 kHz and FAPH11, measure the V100 and VH amplitudes respectively and calculate GMAXH by the formula shown below. 9) Next, set the picture sharpness to the minimum (0000000). When the frequencies are 100 kHz and 4 MHz, measure the V100 and VH amplitudes respectively and calculate GMINH by the following formula. G**** [dB] = 20 × Log (VL (H) ÷ V100) V13 YNR Characteristics ↑ ↑ ↑ ↑ 1) Repeat steps 1) to 5) of V 12. 2) With YNR on (1) and the picture sharpness at minimum (0000000), measure the TP15a amplitudes V 100 and VL when the input signal frequencies are 100 kHz and 2.4 MHz respectively. 3) Next, set the aperture compensator peak frequency to 7.7M (111). When the input signal frequencies are 100 kHz and 4 MHz, measure the V100 and VH amplitudes respectively and calculate GYL and GYH by the following formula. GYL (H) [dB] = 20 × Log (VL (H) ÷ V100)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V14 2T Pulse Response SRT Control C ON B A 1) Set the BUS control data to the preset value. 2) Input a 2T pulse (STD) signal to TP78, turn the Y mute off (1), turn the video mute off (0), set unicolor to maximum (1111111), and set SHR tracking to SRT-gain low (11). 3) Set the sharpness control to the center (1000000), set the aperture compensator peak frequency to 4.2M (001), connect TP11 and TP15b, and observe TP15a. 4) Measure T SL1 as in the diagram below. 5) Set SHR tracking to SRT-gain high (00) and measure T SL2. 6) Next, set the aperture compensator peak frequency to 7.7M (111) and measure T SH1 and TSH2 as above. 7) Calculate the following formula. TSRTL = TSL1 − TSL2 TSRTH = TSH1 − TSH2 100% 10% 10% TS**

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V15 VSM Gain C ON B A 1) Set the BUS control data to the preset value. 2) Input the frequency F VL sine wave to TP78. 3) Turn the Y mute off (1), turn the video mute off (0), set the aperture compensator peak frequency to 4.2M (001), and set the amplitude of pin 78 to 0.1 Vp-p. 4) Measure the TP5 amplitudes V L00, VL01, VL10, and VL11 in the following cases. VSM gain 0dB (00) → V L (H) 00 OFF (11) → VL (H) 11 5) Input the sine wave of frequency F VH to TP78, set the aperture compensator peak frequency to 7.7M (111), and measure the TP5 amplitudes VH00, VH01, VH10, and VH11 as above. 6) Calculate the following formulas. GVL (H) 00 = 20 × Log (VL (H) 00/0.1) [dB] GVL (H) 01 = 20 × Log (VL (H) 01/0.1) [dB] − 20 × Log (VL (H) 00/0.1) [dB] GVL (H) 10 = 20 × Log (VL (H) 10/0.1) [dB] − 20 × Log (VL (H) 00/0.1) [dB] GVL (H) 11 = 20 × Log (VL (H) 00/0.1) [dB]

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V16 VSM Horizontal Parabola Modulation Gain C ON B A 1) Repeat steps 1) to 3) of V 15. 2) Turn on the VSM output horizontal parabola modulation (1) and set the VSM gain to 0dB (00). 3) As in the diagram, measure the picture period amplitudes VCL, VRL, and VLL of TP5. 4) Next, input the sine wave of frequency F VH to TP78, set the aperture compensator peak frequency to 7.7M (111), set the VSM horizontal parabola frequency to 31.5k (10), and measure the picture period amplitudes VCH, VRH, and VLH of TP5 as above. 5) Calculate G VRL, GVLL, GVRH, and GVLH from the following formulas. GVRL (H) = 20 × Log (VRL (H)/VCL (H)) GVLL (H) = 20 × Log (VLL (H)/VCL (H)) 6) In 3) and 4) above, turn the VSM output horizontal parabola modulation off (0) and check that no parabola modulation is generated on the picture period signal. (VPOFL, VPOFH) 50% VCL (H) VLL (H) VRL (H)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW15 SW 49 SW 50 SW 53 Test Conditions V17 VSM High-Speed Mute Response Time C ON B A 1) Repeat steps 1) to 3) of V 15, then observe pin 5. 2) Input a pulse like that shown below to pin 27 and measure the response time T VML1 (2) at that input. 3) Similarly, input the pulse to pin 21 and measure the response time T VML3 (4) at that input. 4) Input the sine wave of frequency F VH to TP78, set the aperture compensator peak frequency to 7.7M (111), and measure the response time TVMH1 (2) as in 2) above. 5) Similarly, input the pulse to pin 21 and measure the response time T VMH3 (4) at the input. Square wave (50 kHz, 2 Vp-p) Mute time TVML2 (4), TVMH2 (4) TVML1 (3), TVMH1 (3) Pin 5 Waveform 2 [V] 0 [V] VSR36 [V] Pin 27 (pin)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Subaddress Switching Mode Note Parameter 07 10 17 18 SW 5 SW 6 SW 13 SW 15 Test Conditions Chroma Block Chroma block common test conditions SW13: B, SW15: C, SW18: ON, SW20: ON, SW23: ON, SW24: ON, SW25: ON, SW33: A, SW34: A, SW35: A, SW37: A, SW38: A, SW39: A, SW46: ON C1 ACC Characteristics 80 00 00 00 OPEN OPEN B A 1) Input 3.58-NTSC rainbow signal (C-4 signal) burst/chroma signals with the same burst/chroma amplitude to the chroma input pin (TP54). 2) Measure the output amplitudes F 10, F30, F300, and F600 of the UQ output pin 65 when the chroma input amplitude levels are set to 10, 30, 300, and 600 mVp-p. 3) Calculate A = F30/F300. C2 APC Frequency Control 1) Connect SW 13 to A. 2) Switch the color system mode (10) to 3.58 NTSC (00), 4.43 PAL (60), and M-PAL (80) and measure the following for each of those cases. 3) Connect external voltage source (V 11) to APC filter pin 58. 4) Vary the voltage of the external voltage source (V 11) and observe the fsc output pin 72 using a frequency counter. 5) Measure the free-run sensitivity β for the V11 + ∆V11 (100 mV) near the fc. (3.5 NTSC = β3, 4.3; PAL = β4; M-PAL = βM) C3 APC Pull-In and Hold Range ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ 1) Input 3.579545 MHz, 4.433619 MHz, and 3.575611 MHz continuous waves (200 mVp-p to the chroma input pin (TP54). 2) Switch the color system mode (10) to 3.58 NTSC (00), 4.43 PAL (60), and M-PAL (80), and measure the following for each of those cases. 3) Vary the input signal frequency in 10 Hz-steps within a range of ±3 kHz. 4) Clamp B/W → color mode (f*P*). While holding color → B/W mode (f*H*), measure the ± deviations from the frequency at each continuous wave input. C4 SECAM Output DC Level Change ↑ C 0 or or 1) Connect SW 13 to A. 2) Measure the output DC level of the SECAM control pin 3 when the color system mode (10) is switched to 3.58 NTSC (00), 4.43 PAL (30), and SECAM (60). (3.58 NTSC mode: SEN) (4.43 PAL mode: SEP) (SECAM mode: SES)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Subaddress Switching Mode Note Parameter 07 10 17 18 SW 5 SW 6 SW 13 SW 15 Test Conditions C5 NTSC Ident Sensitivity 80 or 00 00 OPEN OPEN B A 1) Input a 3.58-NTSC rainbow (C-4 signal) burst/chroma signal with the same burst/chroma amplitudes to the chroma input pin (TP54). 2) Observe the BUS READ mode (5 th and 6th bits of the 1st byte). 3) Switch the Indent sensitivity (set the subaddress (10) data low (C 0) and high (D0)) and perform the following measurements. 4) Increase the input signal amplitude from 0 and measure the input signal amplitude at the switch to 3.58 NTSC mode. (LOW (C 0): vNCL, High (D0): vNCH) 5) Lower the input signal amplitude from 100 mV p-p and measure the input signal amplitude at the deviation from 3.58 NTSC mode. (LOW (C 0): vNBL, High (D0): vNBH) C6 PAL Ident Sensitivity ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ 1) Input a 4.43-PAL rainbow (C-4 signal) burst/chroma signal with the same burst/chroma amplitude to the chroma input pin (TP54). 2) Observe the BUS READ mode (5 th and 6th bits of the 1st byte). 3) Switch the Indent sensitivity (set the subaddress (10) data low (C 0) and high (D0)) and perform the following measurements. 4) Increase the input signal amplitude from 0 and measure the input signal amplitude at the switch to 4.43 PAL mode. (LOW (C0): vPCL, High (D0): vPCH) 5) Lower the input signal amplitude from 100 mV p-p and measure the input signal amplitude at the deviation from 4.43 PAL mode. (LOW (C 0): vPBL, High (D0): vPBH) C7 TOF Characteristics ↑ or 1) Input the signal C-1 to the chroma input pin (TP54). (signal amplitude = 50 mVp-p). 2) When the subaddress (10) data are f 0 = 3.58 MHz (00) and f0 = 4.43 MHz (60), and subaddress (18) data are (38), connect 1.5 kΩ between the VI output pin 6 and the 5 V-VCC and observe the VI output pin 64. 3) Measure the output amplitude when f 0 = 3.58 MHz and calculate the gain in decibels from the input (GFC3). 4) Measure the output amplitude when f 0 = 3.58 MHz ± 500 kHz and calculate the gain in decibels from the input (+500 kHz: GFH3, −500 kHz: GFL3). 5) Measure the output amplitude when f 0 = 4.43 MHz and calculate the gain in decibels from the input (GFC4). 6) Measure the output amplitude when f 0 = 4.43 MHz ± 500 kHz and calculate the gain in decibels from the input (+500 kHz: GF H4, −500 kHz: GFL4).

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T e x t B l o c k Text block common test conditions SW13: A, SW15: C, SW18: ON, SW20: ON, SW23: ON, SW24: ON, SW25: ON T1 AC Gain A A A A A A B B A 1) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 78. 2) Measure the picture period amplitude of pins 15, 13, 11 (V41, V42, and V43). 3) G R = V43/0.2 GG = V42/0.2 GB = V41/0.2 T2 Unicolor Adjustment 1) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 78. 2) Set the unicolor data to maximum (7F), center (40), and minimum (00) and measure the pin 11 picture period amplitudes for each case. uMAX, vuCNT, vuMIN) 3) Calculate the unicolor maximum and minimum amplitude ratios using digital conversion. (∆vu) T3 Brightness Adjustment 1) Input signal 2 to pin 78 and adjust the picture period amplitude output of pin 11 to 1 Vp-p. 2) Measure the voltage of pin 11 when the brightness is changed to maximum (FF), center (80), and minimum (00). (VbrMAX, VbrCNT, VbrMIN) 1) Using the results obtained from T 3, calculate the brightness sensitivity from the following formula. 2) Gbr = (VbrMAX − VbrMIN)/256 1) Change the bus data and set the sub-contrast to maximum. 2) Connect an external power supply to pin 78 and increase the voltage gradually from 5.8 V. 3) Measure the picture period amplitude voltage of pin 11 when pin 11°s picture period is clipped (Vwps1). 4) Change the subaddress (05) data to (81) and repeat steps 1) to 3) above. (Vwps2) T6 Black Peak Slice Level ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ C 1) Repeat step 1) of T 5. 2) Connect an external power supply to pin 78 and decrease the voltage gradually from 5.8 V. 3) Measure the voltages of pins 11, 13, and 15 when their picture periods are clipped.

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T7 Half Tone Characteristics A A A A A A B B A 1) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 78. 2) Measure the picture period amplitude of pin 15 (V41 A). 3) Apply 1.5 V from an external power supply to pin 6. 4) Measure the picture period amplitude of pin 15 (V41 B). 5) G HT1 = V41B/V41A 6) Halt the voltage applied to pin 6, set the subaddress (03) data to (81), and measure the picture period amplitude of pin 15 (V41C). 7) G HT2 = V41C/V41A T8 BLK Pulse Delay Time ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ C 1) Calculate t dON, tdOFF from the signal applied to pin 25 (H.BLK input) (A below) and the output signals from pins 11, 13, and 15 (B below). (A) Signal applied to pin 25 (B) Output signals from pins 11, 13, 15 T9 RGB Output Voltage ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ 1) Measure the picture period voltages for pins 11, 13, and 15. T10 Cutoff Voltage Variable 1) Set the subaddress (17) data to (07). 2) Measure the picture period voltage of pin 11 when the cutoff (subaddress 0C) data are changed to maximum (FF), center (80), and minimum (00), and calculate the amount of change of maximum and minimum from the center. (CUT+, CUT−). 3) In steps 1) and 2) above, make the following changes and remeasure: Change the subaddress (0D) data and measure pin 13, Change the subaddress (0E) data and measure pin 15. 63.5 µs tdON tdOFF t

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T11 Drive Adjustment Variable Range A A A A A A B B A 1) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 78. 2) Measure the picture period amplitude of pin 13 when the drive (subaddress-09) data are changed to maximum (FE), center (80), and minimum (00). 3) Calculate the maximum and minimum amplitude ratios for the drive center using decibel conversion. (DRG+, DRG−) 4) In steps 1) to 3) above, change the subaddress (0A) data, measure pin 15, and repeat the calculations. (DRB+, DRB−) 5) In steps 1) to 3) above, set data of the LSB of subaddress (09) to 1, measure pin 11, and repeat the calculations. (DRR+, DRR−) T12 Output Voltage During Muting ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ C 1) Set the subaddress (00) data to (FF). 2) Measure the picture period voltages of pins 11, 13, and 15. (MURD, MUGD, MUBD) T13 Output Voltage at Blue Back ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ 1) Set the subaddress (10) data to (08). 2) Measure the picture period voltages of pins 11 and 13 and the picture period amplitude of pin 15. (BBR, BBG, BBB) T14 ACL Characteristics ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ A 1) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 78. 2) Measure the picture period amplitude of pin 11 (v ACL1). 3) Measure the picture period amplitude of pin 11 when −0.5 V DC is applied to pin 8 from an external power supply. (vACL2) 4) Measure the picture period amplitude of pin 11 when −1 V DC is applied to pin 8 from an external power supply. (vACL3) 5) ACL1 = −20 × Ɛog (vACL2/vACL1) ACL2 = −20 × Ɛog (vACL3/vACL1)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T15 ABL Point A A A A A A B B C 1) Measure the DC voltage of pin 8. (VABL1) 2) Set the subaddress (16) data to (1C). 3) Applying external voltage to pin 8, lower the pin voltage from 6.5 V. Measure the voltage of pin 8 when the voltage of pin 11 starts to change. (VABL2) 4) Change the data of subaddress (16) to (3C), (5C), (7C), (9C), (BC), (DC), and (FC), and repeat step 3) for each of these data. (VABL3, VABL4, VABL5, VABL6, VABL7, VABL8, VABL9) 5) ABL P1 = VABL2 − VABL1, ABLP5 = VABL6 − VABL1 ABLP2 = VABL3 − VABL1, ABLP6 = VABL7 − VABL1 ABLP3 = VABL4 − VABL1, ABLP7 = VABL8 − VABL1 ABLP4 = VABL5 − VABL1, ABLP8 = VABL9 − VABL1 1) Apply 6.5 V from an external power supply to pin 8. 2) Set the subaddress (16) data to (00). Set the brightness to the maximum. 3) Measure the voltage of pin 11. (VABL10) 4) Apply 4.5 V from an external power supply to pin 8. 5) Change the data of subaddress (16) to (00), (04), (08), (0C), (10), (14), (18), and (1C), and repeat step 3) for each of these data.(VABL11, VABL12, VABL13, VABL14, VABL15, VABL16, VABL17, VABL18) 6) ABL G1 = VABL11 − VABL10, ABLG5 = VABL15 − VABL10 ABLG2 = VABL12 − VABL10, ABLG6 = VABL16 − VABL10 ABLG3 = VABL13 − VABL10, ABLG7 = VABL17 − VABL10 ABLG4 = VABL14 − VABL10, ABLG8 = VABL18 − VABL10 1) Adjust the brightness so that the picture period voltage of pin 11 is set to 2.5 V. 2) Set the subaddress (16) data to (01). 3) Measure the picture period voltages of pins 11, 13, and 15. (V43 R, V42R, V41R) 4) Change the subaddress (16) data to (02) and repeat step 3). (V43G, V42G, V41G) 5) Change the subaddress (16) data to (03) and repeat step 3). (V43B, V42B, V41B)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T19 RGB γ Characteristics A A A A A A B B A 1) Input a ramp waveform to pin 78 and adjust the input amplitude so that the picture period amplitude of pin 11 is 2.3 Vp-p. 2) Adjust the drive adjustment data so that the picture period amplitudes of pins 13 and 15 are equal to that of pin 11. 3) Set the subaddress (14) data to (10). 4) From pins 13, 15, and 11, calculate the RGB γ start point and its gradient (decibel conversion) in relation to the off point in accordance with Figure 2. T20 Analog RGB Gain A or B A or B A or B 1) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 78 and adjust the drive adjustment data so that the picture period amplitudes of pins 13 and 15 are equal to that of pin 11. 2) Apply 5 V from an external power supply to pin 27. 3) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 22. 4) Measure the picture period amplitude of pin 11. (V43 R) 5) As in steps 2) and 3) above, input to pin 24 and measure pin 13, then input to pin 25 and measure pin 15. (V42G, V41B) 6) G TXR = V43R/0.2 GTXG = V42G/0.2 GTXB = V41B/0.2

2.5 Vp-p

∆ (gradient 3) ∆ (gradient 2) ∆ (gradient 1) Input amplitude Output amplitude IRE

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T21 Analog RGB White Peak Slice Level A A A A A A B B A 1) Repeat step 1) of T 20. 2) Apply 5 V from an external power supply to pin 27. 3) Set the RGB contrast data to the maximum (7F). 4) Connect an external power supply to pin 22, increase the voltage gradually from 3.0 V, and measure the picture period amplitude voltage when pin 11 is clipped. 5) As in steps 3) and 4) above, input to pin 24 and measure pin 13, then input to pin 25 and measure pin 15. T22 Analog RGB Black Peak 1) Repeat step 1) of T 20. 2) Apply 5 V from an external power supply to pin 27. 3) Set the RGB contrast data to the maximum (7F). 4) Connect an external power supply to pin 22, decrease the voltage gradually from 4.5 V, and measure the voltage when pin 11 is clipped. 5) As in steps 3) and 4) above, input to pin 24 and measure pin 13, then input to pin 25 and measure pin 15. T23 RGB Contrast Adjustment Characteristics A or B A or B A or B 1) Repeat step 1) of T 20. 2) Apply 5 V from an external power supply to pin 27. 3) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 22. 4) Measure the picture period amplitude of pin 11 when the RGB contrast data change to the maximum (7F), the center (40), and the minimum (00). (vuTXR MAX, vuTXRCNT, vuTXRMIN) 5) Calculate the maximum and minimum amplitude ratios using decibel conversion. (DRG+, DRG−) 6) As in steps 3), 4) and 5) above, input to pin 24 and measure pin 13, then input to pin 25 and measure pin 15.

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T24 Analog RGB Brightness Adjustment Characteristics A or B A or B A or B A A A B B A 1) Repeat step 1) of T 20. 2) Input signal 2 to pins 22, 24, and 25. 3) Apply 5 V from an external power supply to pin 27. 4) Adjust the signal 2 amplitude A so that the picture period amplitude of pin 11 is 0.5 V p-p. 5) Measure the picture period voltage of pins 11, 13, and 15 when the RGB brightness change to the maximum (7F), the center (40), and the minimum (00). (VbrTX MAX, VbrTXCNT, VbrTXMIN) T25 Analog RGB Brightness 1) Using the results obtained from T24, calculate the RGB brightness sensitivity for pins 11, 13, and 15. 2) GbrTX = (VbrTXMAX − VbrTXMIN)/128 T26 Text ACL Characteristics A A B ↑ ↑ ↑ ↑ ↑ ↑ 1) Repeat step 1) of T 20. 2) Apply 5 V from an external power supply to pin 27. 3) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 22. 4) Measure the picture period amplitude of pin 11. (v TXACL1) 5) Measure the picture period amplitude of pin 11 when −0.5 V DC is applied to pin 8 from an external source. (vTXACL2) 6) Measure the picture period amplitude of pin 11 when −1 V DC is applied to pin 8 from an external source. (vTXACL3) 7) TXACL1 = −20 × Ɛog (vTXACL2/vTXACL1) TXACL2 = −20 × Ɛog (vTXACL3/vTXACL1) 8) Set the subaddress (10) data to (01) and repeat the calculations in steps 5) and 6). (TXACL3, TXACL4)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T27 Analog OSD Gain A A A A or B A or B A or B B B A 1) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 78 and adjust the drive adjustment data so that the picture period amplitudes of pins 13 and 15 are equal to that of pin 11. 2) Apply 5 V from an external power supply to pin 21. 3) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 18. 4) Measure the picture period amplitude of pin 11. (V43 R) 5) As in steps 3) and 4) above, input to pin 19 and measure pin 13, then input to pin 20 and measure pin 15. (V42G, V41B) 6) GOSD R = V43R/0.2 GOSDG = V42G/0.2 GOSDB = V41B/0.2 T28 Analog OSD White Peak Slice 1) Repeat step 1) of T 27. 2) Apply 5 V from an external power supply to pin 21. 3) Apply external voltage to pin 18, increase the voltage gradually from 0.0 V, and measure the picture period amplitude voltage when pin 11 is clipped. OSD1R) 4) As in step 3) above, input to pin 19 and measure pin 13. Input to pin 20 and measure pin 15. 5) Set the subaddress (10) data to (04) and repeat the measurements in steps 3) and 4). OSD2R, VOSD2G, VOSD2B) T29 Analog OSD Black Peak 1) Repeat step 1) of T 27. 2) Apply 5 V from an external power supply to pin 21. 3) Apply external voltage to pin 18, decrease the voltage gradually from 4.5 V, and measure the voltage when pin 11 is clipped. 4) As in step 3) above, input to pin 19 and measure pin 13. Input to pin 20 and measure pin 15. T30 Analog OSD Output DC 1) Repeat step 1) of T 27. 2) Apply 5 V from an external power supply to pin 21. 3) Measure the picture period voltages of pins 11, 13, and 15. OSDDCR, VOSDDCG, VOSDDCB)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions T31 OSD ACL Characteristics A A A A A B B B A 1) Repeat step 1) of T 27. Set the subaddress (10) data to (02). 2) Apply 5 V from an external power supply to pin 21. 3) Input signal 1 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 18. 4) Measure the picture period amplitude of pin 11. (v OSDACL1) 5) Measure the picture period amplitude of pin 11 when −0.5 V DC is applied to pin 8 from an external source. (vOSDACL2) 6) Measure the picture period amplitude of pin 11 when −1 V DC is applied to pin 8 from an external source. (vOSDACL3) 7) OSDACL1 = −20 × Ɛog (vOSDACL2/vOSDACL1) OSDACL2 = −20 × Ɛog (vOSDACL3/vOSDACL1) 8) Change the subaddress (10) data to (00) and repeat the measurements in steps 1) to 7). (OSDACL3, OSDACL4)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions Color Difference Block Color difference block common test conditions SW13: A, SW15: C, SW18: ON, SW20: ON, SW23: ON, SW24: ON, SW25: ON A1 Color Difference Contrast Adjustment Characteristics A A A A A A A or B A or B C 1) Change the G and B drive data to the value resulting from the adjustment in step 1) of T20. 2) Set the brightness to maximum, set the subaddress (0F) data to (30), and set the subaddress (10) data to (20). 3) Input signal 3 (f 0 = 100 kHz, picture period amplitude = 0.23 Vp-p) to pin 1. 4) Measure the picture period amplitude of pin 11 when the unicolor data change to the maximum (7F), the center (40), and the minimum (00). (vuCY MAX, vuCYCNT, vuCYMIN) 5) Calculate the unicolor maximum and minimum amplitude ratios using decibel conversion. (∆vuCY) 6) Repeat steps 3), 4), and 5) above, inputting the picture period amplitude 0.2 Vp-p to pin 80 and measuring pin 15. A2 Color Adjustment 1) Measure the voltage of pin 1. Set the brightness to maximum, set the subaddress (0F) data to (30), and set the subaddress (10) data to (20). 2) Input signal 3 (f 0 = 100 kHz, picture period amplitude = 0.115 Vp-p) to pin 1. 3) Measure the picture period amplitude of pin 11 when the color data are changed to the maximum (7F), the center (40), and the minimum (01). (vcCY MAX, vcCYCNT, vcCYMIN) 4) Calculate the color maximum and minimum amplitude ratios for the center using decibel conversion. (∆vcCY+, ∆vcCY−) 5) Repeat steps 2) to 4) above, inputting the picture period amplitude 0.1 V p-p to pin 80 and measuring pin 15.

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions A3 Color Difference Half Tone Characteristics A A A A A A A or B A or B C 1) Set the subaddress (10) data to (20). 2) Input signal 3 (f 0 = 100 kHz, picture period amplitude = 0.2 Vp-p) to pin 1. 3) Measure the picture period amplitude of the waveform output from pin 11. (vHTARY) 4) Apply 1.5 V from an external power supply to pin 6. 5) Measure the picture period amplitude of the waveform output from pin 11. (vHTB RY) 6) GHT RY = vHTBRY/vHTARY 7) Repeat steps 1) to 5) above with pin 13. GHTGY = vHTBGY/vHTAGY 8) Repeat steps 1) to 5) above, inputting signal to pin 80 and measuring pin 15. GHT BY = vHTBBY/vHTABY

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions A4 Color γ Characteristics A A A A A A B B C 1) Set the subaddress (10) data to (20). 2) Input signal 2 to pin 1. 3) When the subaddress (07) data are: (80) − γOFF (82) − γ1ON (84) − γ2ON (86) − γ3ON measure the changes in the amplitude level of the pin 43 output signal at an increase the amplitude A of signal 2 and plot the characteristics. 4) Calculate the γON gradient ∆, using Vγ, which represents the point at which the γ characteristics become effective, and the gradient of the linear section with γOFF as (1). A5 Color Limiter Characteristics ↑ ↑ ↑ ↑ ↑ ↑ ↑ A ↑ 1) Measure the voltage of pin 1. 2) Set the subaddress (10) data to (20). 3) Input signal 2 (picture period amplitude = 0.4 V p-p) to pin 80. 4) Measure the picture period amplitude of the pin 11 output signal when the subaddress (07) data are (80) and (81). (CLT0, CLT1) γOFF Vγ Pin 1 input γON

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions A6 High-Brightness Color Gain A A A A A A B A C 1) Set subaddress (10) data to (20). 2) Input signal 2 (picture period amplitude = 0.2 Vp-p) to pin 80. 3) Adjust the color control so that the picture period amplitude output from pin 15 is 1.2 Vp-p. 4) Measure the picture period amplitude of the pin 15 output signal when the subaddress (06) data are (FF). (V41) A7 Flesh Color Characteristics ↑ ↑ ↑ ↑ ↑ ↑ A ↑ ↑ 1) Input IQ demodulated flesh-bar signals (15°-step rainbow signals in the range −30° to +240°) to pin 80 (Q signal) and pin 1 (I signal) as 0.2 Vp-p. Set the brightness to maximum. 2) Set subaddress (10) data to (00). 3) Measure the signals output from pins 11 and 15 and switch to subaddress (10) data to (06). Measure the output signals and calculate the variation characteristics of the color vector phase. 4) Draw the vector variation characteristics curve showing the on state from the off state and calculate the gradient in the vicinity of the I axis as Fa33. Subaddress (08) Data (80) off Data (81) on OFF Chroma input phase [°] ON Color vector phase [°] Fa

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW33 SW 34 SW 35 SW 37 SW 38 SW 39 SW 51 SW 52 SW 53 Test Conditions A8 Color Detail Emphasis A A A A A A A B A 1) Connect SG to Y-IN and input a 4 MHz frequency sine wave at 20 mV p-p. 2) Set the subaddress (02) data to (01). 3) Set the subaddress (10) data to (20). 4) Set the subaddress (11) data to (02). 5) Read the 4 MHz amplitude output to pin 11. CDE0) 6) Input signal 2 (picture period amplitude = 0.3 Vp-p) to pin 1. 7) Set the subaddress (02) data to (81). 8) Read the 4 MHz amplitude output to pin 11. CDE1) (mVp-p) 9) Set the subaddress (0A) data to (81) and read the amplitude of frequency Fp output to pin 11. CDE2) (mVp-p) 10) GCD0 = 20 × Ɛog (VCDE1 − VCDE0/20) GCD1 = 20 × Ɛog (VCDE2 − VCDE0/20)

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW16 SW 17 SW 18 SW 20 SW 23 SW 25 Test Conditions DEF Block DEF Block common test conditions SW13: A, SW33: A, SW34: A, SW35: A, SW37: A, SW38: A, SW39: A, SW48: ON, SW49: ON, SW51: B, SW52: B, SW56: ON, BUS Data = power on reset D1 Horizontal Oscillation Control Sensitivity D B ON OFF A ON Calculate the pin 41 (H.out) frequency variation rate when the voltage on pin 45 is varied by ±0.05 V with a horizontal oscillation frequency of 15.734 kHz. D2 Horizontal Sync Phase ↑ C ↑ ON ↑ ↑ Measure the phase difference SPH1 of the pin 41 (H.out) waveform in relation to the pin 49 (HD.out) waveform when a 50 Hz composite video signal is applied to TP52. Measure the phase difference S PH2 of the pin 45 waveform in relation to the center of the input signal’s horizontal sync signal Also, apply a 60 Hz composite video signal to pin 52 and measure S PH3. 0.8 µs SPH2, S PH3 4.7 µs a a/2 63.5 µs 0.25 V Pin 41 Signal SPH1 41% 59% 63.5 µs Pin 49 Waveform Pin 45 Waveform Pin 52 Input Signal

52 TG7

(sync input) TP52 Pin 52 (AFC1 filter pin) Pin 45 (H.BLK input) Pin 38

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW16 SW 17 SW 18 SW 20 SW 23 SW 25 Test Conditions D3 Range of Curve Correction D C ON ON A ON Vary the voltage by 1.5 V to 3.5 V, apply a 50 Hz composite video signal to pin TP52, and measure the phase variation of the pin 41 (H.out) waveform. D4 Horizontal Screen Phase Under the same conditions as those for D3, measure phase variation of the pin 41 (H.out) waveform when subaddress (0B) data D7 to D3 are varied by (00000) to (11111). (sync input) TP52 Pin 52 (H.OUT) Pin 41 (curve correction pin) Pin 40 Pin 41 Input Signal ∆H24 Pin 40 = 3.5 V Pin 40 = 1.5 V Pin 49 Waveform Pin 41 Input Signal ∆HSFT When (00000) When (11111) Pin 49 Waveform

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW16 SW 17 SW 18 SW 20 SW 23 SW 25 SW 35 Test Conditions Clamp Pulse Start Phase Pulse Width of Clamp Pulse D C ON ON A ON OPEN Apply a 50 Hz composite video signal to TP52, then measure the phase difference CPS and the pulse width CPW of the pin 22 (R in) waveform in relation to the pin 49 (HD.out) waveform. Gate Pulse Start Phase Pulse Width of Gate Pulse Apply a 50 Hz composite video signal to TP52, then measure the phase difference CPS and the pulse width CPW of the pin 70 (SCP) waveform in relation to the pin 49 (HD.out) waveform. (sync input) TP52 Pin 52 (HD.OUT) Pin 49 (rin) Pin 22 5 V 63.5 µs Pin 52 Input Signal Pin 49 Waveform Pin 22 Waveform CPS 4.7 µs 0.25 V CPW 5.0 V 3.5 V ([illegible] input) TP52 Pin 52 (HD.OUT) Pin 49 (SCP) Pin 70 63.5 µs Pin 52 Input Signal Pin 49 Waveform Pin 70 Output Waveform CPS 4.7 µs 0.25 V CPW 8.3 V 0 V 4.5 V

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW16 SW 17 SW 18 SW 20 SW 23 SW 25 Test Conditions Horizontal Blanking Pulse Start Phase Pulse Width of Horizontal Blanking Pulse D C ON ON A ON Under the same conditions as those for D6, measure the phase difference HPS and HPW50 of the horizontal blanking pulse. Also measure HP W60 at 60 Hz. HD Output Start Phase HD Output Pulse Width HD Output Amplitude Apply a 50 Hz composite video signal to TP52, then measure the phase difference HP S and the pulse width HPW/VHD of the pin 49 (HD out) waveform in relation to the pin 45 (AFC1 filter) waveform. Pin 49 Waveform Pin 70 Output Waveform HPS HPW 8.3 V 0 V 4.5 V ([illegible] input) TP52 Pin 52 (AFC1 filter) Pin 45 (HD output) Pin 49 63.5 µs Pin 52 Input Waveform Pin 45 Waveform Pin 49 Output Waveform HPS 4.7 µs 0.25 V HPW VHD

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW16 SW 17 SW 18 SW 20 SW 23 SW 25 Test Conditions Vertical Blanking Pulse Start Phase (1) Vertical Blanking Pulse End Phase (1) D C ON ON A ON Apply a 50 Hz composite video signal to TP52, then measure the phase difference VP50S1 and the pulse width VP50S2 of the pin 70 (SCP) waveform in relation to the pin 49 (sync input) waveform. D10 Vertical Blanking Pulse Start Phase (2) Vertical Blanking Pulse End Phase (2) ↑ ↑ ↑ ↑ ↑ ↑ Apply the same conditions as those for D9 except change the input signal to a 60 Hz comp. video signal and measure the phase difference VP60S and pulse width VP60W. Vertical Pull-In Range (1) Input a 50 Hz composite video signal to pin TP52, vary the vertical frequency of this signal in 0.5H-steps, and measure the vertical pull-in range. Vertical Pull-In Range (2) Set D5 to D3 of subaddress (17) to (001), vary the vertical frequency of a 60 Hz composite video signal input to pin TP52 in 0.5H-steps, and measure the vertical pull-in range. Vertical Pull-In Range (3) Input a 50 Hz composite video signal to pin TP52, vary the vertical frequency of this signal in 0.5H-steps, and measure the number of Hs when D2 of the 1st byte changes from 0 to 1 in bus read mode. Also check that D1 of the 1st byte is 0 when 1 V = 312.5H, when D1 is 1 in bus read mode, and 1 V < 311.5 or 1 V > 313.5H. D11 Vertical Pull-In Range (4) Input a 60 Hz composite video signal to pin TP52, vary the vertical frequency of this signal in 0.5H-steps, and measure the number of Hs when D2 of the 1st byte changes from 1 to 0 in bus read mode when. Also check that D1 of the 1st byte is 0 when 1 V = 262.5H, D1 is 1 in bus read mode, and 1 V < 261.5 or 1 V > 263.5H. (sync input) TP52 Pin 52 (sync input) Pin 47 (SCP) Pin 70

Test Conditions (unless otherwise stated, VCC1 = 5 V, VCC2/VCC3/DEF VCC = 9 V, Ta = 25 ± 3°C) Switching Mode Note Parameter SW16 SW 17 SW 18 SW 20 SW 23 SW 25 SW33 SW34 SW35 SW37 SW38 SW39 #21 #27 Test Conditions D12 RGB Output Vertical Blanking Pulse Start Phase (1) RGB Output Vertical Blanking Pulse End Phase (1) D C ON ON A ON A Gro- und Apply a 50 Hz composite video signal to TP52, then measure the phase difference VR 50S1 and the pulse width VR50S2 of the pin 11 (R.out) waveform in relation to the pin 52 (sync input) waveform. Similarly, measure pins 13 and 15. D13 RGB Output Vertical Blanking Pulse Start Phase (2) RGB Output Vertical Blanking Pulse End Phase (2) ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ Apply the same conditions as those for D 12 except change the input signal to a 60 Hz comp. video signal and measure the phase difference VP60S1 and pulse width VP60S2. (sync input) TP52 Pin 52 (R output) Pin 11

Chroma Test Signals Text/Color Difference Test Signals 1) Input Signal C-1 1) Video Signal 2) Input Signal C-2 2) Input Signal 1 3) Input Signal C-3 3) Input Signal 2 4) Input Signal C-4 4) Input Signal 3 Frequency f0 sine wave VO Amplitude A Y signal 63.5 µs Frequency f0 sine wave Amplitude A Frequency f0 sine wave

Vertical Output Pulse Width/Vertical Output Pulse Phase Variation/Vertical Output Pulse Phase Range 0H 1H 2H 3H 4H 5H 6H 7H 8H 9H 10H 11H 12H 13H 14H 15H 16H TW TD Pin 29 Waveform 1H 2H 3H 4H 5H 6H 7H 8H 9H 10H 11H 12H 13H 14H 15H 16H 2nd Field

50 Hz Video Signal

4H 5H 6H 7H 8H 9H 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 2nd Field

60 Hz Video Signal

RGB Vertical Blanking Pulse Start Phase/End Phase 1st field 2 nd field 307H 308H 309H 310H 311H 312H 313H 1H 2H 3H 4H 5H 6H 7H 8H 9H 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 20H 21H 22H 23H 24H 25H 2 6H Video Signal Pin 11/13/15 Waveform VR 50 51 , VG 50 51 , VB 50 1st field 2 nd field 259H 260H 261H 262H 263H 1H 2H 3H 4H 5H 6H 7H 8H 9H 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 20H 21H 22H 23H 24H 25H 26H 27H Video Signal Pin 11/13/15 Waveform VR 50 51 , VG 50 51 , VB 50 2nd field 1 st field Video Signal Pin 11/13/15 Waveform 2.1 V 0.8 V VR 50 51 , VG 50 51 , VB 50 50 Hz 307H 308H 309H 310H 311H 312H 1H 2H 3H 4H 5H 6H 7H 8H 9H 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 20H 21H 22H 23H 24H 25H 26H 2nd field 1 st field 258H 259H 260H 261H 262H 1H 2H 3H 4H 5H 6H 7H 8H 9H 10H 11H 12H 13H 14H 15H 16H 17H 18H 19H 20H 21H 22H 23H 24H 25H 26H 27H 28H Video Signal Pin 11/13/15 Waveform VR 50 51 , VG 50 51 , VB 50 60 Hz

5 kΩ TA1276AFG 390 Ω Pin 64 Pin 62 Pin 61 12 pF 12 pF Pin 59 12 pF Pin 58 30 kΩ 0.22 µF 2200 pF 100 µF 0.01 µF Pin 54 SW 54 A B 0.01 µF TP 54 Pin 52 SW 52 A C 0.1 µF TP 52 Pin 50 2.2 µF Pin 45 6.2 kΩ SW 45 1 kΩ TP 45 0.012 µF 1 µF Pin 47 10 kΩ SW 47 Pin 41 91 Ω SW 41 Pin 42 0.01 µF Pin 43 360 Ω TP 43 49 64 63 61 60 58 56 54 53 51 50 48 46 45 44 43 42 DEF VCC (9 V) 32fH VCO NC AFC Filter DEF GND NC HD Out V.Sep. NC Chroma GND Chroma In NC APC Filter NC M PAL X’tal 1H DL Cont V/I Out Horizontal Output (SW) VCC1 (5 V) NC Y1 Sync In Sync Out Pin 65 Pin 67 Pin 69 Pin 72 Pin 73 10 kΩ 2.2 µF 2.2 µF Pin 70 Pin 74 Pin 76 Pin 78 Pin 80 100 Ω 100 Ω 10 µF 2.2 µF 2.2 µF 5.1 kΩ 25Analog B In NC Ys2 (analog RGB) NC NC G S/H SCL SDA NC FBP In (BLK in) NC Curve odj. (ext CP in) 29VP Out 32B S/H 33NC 37Digital GND 2 kΩ 1 µF 0.033 µF 0.1 µF Pin 2 Pin 1 20 kΩ 30 pF Pin 3 100 kΩ 2 kΩ 1 µF Pin 5 Pin 6 SW 5 SW 3 SW 1 A B C 10 µF TP5 0.01 µF 100 µF Pin 8 100 kΩ 0.01 µF TP8 100 Ω Pin 11 100 Ω TP11 Pin 13 100 Ω TP13 Pin 15 100 Ω TP15 0.01 µF 2 kΩ 100 µF TP15b TP15a 2 kΩ 1.2 kΩ 2 kΩ 2 kΩ 330 pF 2 kΩ 510 Ω 510 Ω Pin 18 A B 0.1 µF SW 18 2 kΩ TP18 Pin 19 A B 0.1 µF SW 19 2 kΩ Pin 20 A B 0.1 µF SW 20 2 kΩ Pin 22 A B 0.1 µF SW 22 2 kΩ Pin 23 A B 0.1 µF SW 24 2 kΩ Pin 21 161 2 3 4 6 8 10 12 14 15 17 18 19 20 22 24 Analog G In Analog R In Analog OSD B In Analog OSD G In Analog OSD R In VCC2 (9 V) NC B Out NC NC TEXT GND 1 ABCL In YM In NC APL Det. Black Peak Hold V/I In Ys1 (analog OSD) NC TP19 TP20 TP22 TP24 SW6 SW5 5.1 kΩ 75 Ω 10 µF 2 kΩ 3.9 kΩ TP78 VCC = 5 V B A B A Pin 25 A B 0.1 µF SW 24 2 kΩ TP24 VCC = 9 V 51 kΩ 51 kΩ TC4538P 10 µF NC NC 5 kΩ 1200 pF 1000 pF 60 kΩ 7.5 kΩ 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 3.9 kΩ 75 Ω 10 µF 2 kΩ 5.1 kΩ TP53b 7.5 kΩ Pin 63 A B TP73b 1.2 kΩ B A B A C 0.033 µF 0.1 µF 0.1 µF 0.1 µF B 20 kΩ

Application Circuit 1-Normal Scan (3.58 NTSC) 2.2 µF ˓M 0.1 µF G In 0.1 µF 0.1 µF OSD- G In G Out B Out R Out 620 Ω TA1276AFG 390 Ω 12 pF 30 kΩ 0.22 µF 2200 pF 100 µF 0.01 µF 2.2 µF 10 kΩ HD Out 0.01 µF 49 64 63 61 60 58 56 54 53 51 50 48 46 45 44 43 42 DEF VCC (9 V) 32fH VCO NC AFC Filter DEF GND NC HD Out V.Sep. NC Chroma GND Chroma In NC APC Filter NC M PAL X’tal 1H DL Cont V/I Out Horizontal Output (SW) VCC1 (5 V) NC Y1 Sync In Sync Out SCP fsc IK In 2.2 µF 2.2 µF

76 Color Limiter VP

0.01 µF 100 Ω 100 Ω 2.2 µF 2.2 µF 25Analog B In NC Ys2 (analog RGB) NC NC G S/H SCL SDA NC FBP In (BLK in) NC Curve odj. (ext CP in) 29VP Out 32B S/H 33NC 37Digital GND YM 0.01 µF ABL 0.1 µF OSD- R In 161 2 3 4 6 8 10 12 14 15 17 18 19 20 22 24 Analog G In Analog R In Analog OSD B In Analog OSD G In Analog OSD R In VCC2 (9 V) NC B Out NC NC TEXT GND 1 ABCL In YM In NC APL Det. Black Peak Hold V/I In Ys1 (analog OSD) NC Curve FBP B In 0.1 µF 0.01 µF 0.1 µF 390 Ω 100 µF 1 µF 0.1 µF 4.7 µF 100 Ω 100 µF 0.01 µF 0.01 µF 100 µF 0.1 µF OSD- B In Ys1 R In 0.1 µF CTl WAC (wide aspect converter) 0.1 µF 1 kΩ VSM Out 0.01 µF Sync Out 0.022 µF 3.3 kΩ Horizontal Output ˓M : mylar capacitor 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ Y In 0.1 µF 47 µF VCC 5 V 5.1 kΩ 5.1 kΩ SCL SDA 0.01 µF 47 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ C In Reg. VCC 9 V GND GND GND

Application Circuit 2-Normal Scan (4.43 PAL/4.43 NTSC/3.58 NTSC) 12 pF X’tal TA8772AN 0.1 µF 1 kΩ 11 kΩ 0.1 µF 0.01 µF 47 µF B-Y OUT R-Y OUT R-Y IN SCP B-Y IN 0.1 µF 0.1 µF 0.1 µF 0.1 µF 10 µF 1 k Ω 0.1 µF 0.01 µF 47 µF 0.47 µF 0.47 µF 1 µF 1 µF 1 µF 1 kΩ 0.47 µF 0.1 µF 0.1 µF 1 kΩ 0.47 µF 1 kΩ 1 30 2 29 3 28 4 27 5 26 6 25 7 24 8 23 9 22 10 21 11 20 12 19 13 18 14 17 15 16 WAC (wide aspect converter) CTI 2.2 µF ˓M 0.1 µF G In 0.1 µF 0.1 µF OSD- G In G Out B Out R Out 620 Ω TA1276AFG 390 Ω 12 pF 30 kΩ 0.22 µF 2200 pF 100 µF 0.01 µF 2.2 µF 10 kΩ HD Out 0.01 µF 49 64 63 61 60 58 56 54 53 51 50 48 46 45 44 43 42 DEF VCC (9 V) 32fH VCO NC AFC Filter DEF GND NC HD Out V.Sep. NC Chroma GND Chroma In NC APC Filter NC M PAL X’tal 1H DL Cont V/I Out Horizontal Output (SW) VCC1 (5 V) NC Y1 Sync In Sync Out fsc IK In 2.2 µF 2.2 µF 0.01 µF 100 Ω 100 Ω 2.2 µF 2.2 µF Ys2 (analog RGB) NC NC G S/H SCL SDA NC FBP In (BLK in) NC Curve odj. (ext CP in)

29 VP Out

0.01 µF ABL 0.1 µF OSD- R In 16 1 2 3 4 6 8 10 12 14 15 17 18 19 20 22 24 Analog G In Analog R In Analog OSD B In Analog OSD G In Analog OSD R In VCC2 (9 V) NC B Out NC NC TEXT GND 1 ABCL In YM In NC APL Det. Black Peak Hold V/I In Ys1 (analog OSD) NC Curve FBP B In 0.1 µF 0.01 µF 0.1 µF 390 Ω 100 µF 1 µF 0.1 µF 2.2 µF 100 Ω 100 µF 0.01 µF 0.01 µF 100 µF 0.1 µF OSD- B In Ys1 R In 0.1 µF 0.1 µF 1 kΩ VSM Out 0.01 µF Sync Out 0.022 µF 3.3 kΩ Horizontal Output ˓M : mylar capacitor 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ Y In 0.1 µF 47 µF VCC 5 V 5.1 kΩ 5.1 kΩ SCL SDA 0.01 µF 47 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ C In Reg. VCC 9 V X’tal GND GND GND

Application Circuit 3-Normal Scan (4.43 PAL/4.43 NTSC/3.58 NTSC/SECAM) VCC 5 V VCC 9 V TA1276AFG 620 Ω X’tal 12 pF 30 kΩ 0.22 µF 2200 pF 100 µF 0.01 µF Sync Out 2.2 µF 10 kΩ 2.2 µF VP Ys2 100 Ω 100 Ω Cuver 2.2 µF 2.2 µF 1 kΩ YM 0.01 µF 100 µF 0.01 µF 100 Ω 0.1 µF 0.1 µF 0.1 µF VSM Out TA1229N SCL C IN 1 kΩ Bell HD Out ABL 0.1 µF 0.01 µF FBP 0.1 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ Y In 0.1 µF 47 µF 5.1 kΩ 5.1 kΩ SCL SDA 0.01 µF 47 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ C In Reg. 0.1 µF 1 µF 2.2 µF 0.01 µF 100 µF 0.01 µF 0.1 µF 0.1 µF X’tal 12 pF 0.022 µF 0.01 µF 0.1 µF 3.3 kΩ 2.2 µF 390 Ω 100 µF 0.01 µF 390 Ω Horizontal Output 2.2 µF 0.1 µF 0.1 µF ˓M 0.1 µF ˓M 82 pF 1000 pF 1000 pF 4.7 MΩ 27 µH 0.02 µF ˓M 10 µF 0.056 µF 1 kΩ 0.68 pF ˓M 91 pF 510 Ω 0.022 pF˓M 10 kΩ DAC 10 kΩ 100 Ω 100 Ω 92 pF 24 kΩ 91 pF 15 pF 0.01 µF 47 µF

4 MHz

X’tal (NR18) B-Y OUT R-Y OUT R-Y IN SDA SCP Bell Moni TA8772AN 0.1 µF 1 kΩ 11 kΩ 0.1 µF 0.01 µF 47 µF B-Y OUT R-Y OUT R-Y IN SCP B-Y IN 0.1 µF 0.1 µF 0.1 µF 0.1 µF 10 µF 1 k Ω 0.1 µF 0.01 µF 47 µF 0.47 µF 0.47 µF 1 µF 1 µF 1 µF 1 kΩ 0.47 µF 0.1 µF 0.1 µF 1 kΩ 0.47 µF 1 kΩ 4964 63 61 60 58 56 54 53 51 50 48 46 45 44 43 42 DEF VCC (9 V) 32fH VCO NC AFC Filter DEF GND NC HD Out V.Sep. NC Chroma GND Chroma In NC APC Filter NC M PAL X’tal 1H DL Cont V/I Out Horizontal Output (SW) VCC1 (5 V) NC Y1 Sync In Sync Out65 Ys2 (analog RGB) NC NC G S/H SCL SDA NC FBP In (BLK in) NC Curve odj. (ext CP in) 29VP Out 32B S/H 33NC 37Digital GND 161 2 3 4 6 8 10 12 14 15 17 18 19 22 24 Analog G In Analog R In Analog OSD B In Analog OSD G In Analog OSD R In VCC2 (9 V) NC B Out NC NC TEXT GND 1 ABCL In YM In NC APL Det. Black Peak Hold V/I In 5 7 VCC3 (9 V) Ys1 (analog OSD) NC 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 1 30 2 29 3 28 4 27 5 26 6 25 7 24 8 23 9 22 10 21 11 20 12 19 13 18 14 17 15 16 WAC (wide aspect converter) CTI B In ˓M: m y l a r c a p a c i t o r G In R In Ys1 B Out G Out R Out OSD- B In OSD- G In OSD- R In VSM Out 2.2 µF 2.2 µF

Application Circuit 4-Normal Scan (3.58 NTSC/M-PAL/N-PAL) TA1276AFG 620 Ω N-PAL X’tal 12 pF 30 kΩ 0.22 µF 2200 pF 100 µF 0.01 µF Sync Out 2.2 µF 10 kΩ 2.2 µF VP Ys2 100 Ω 100 Ω Cuver 2.2 µF 2.2 µF 1 kΩ YM 0.01 µF 100 µF 0.01 µF 100 Ω 0.1 µF 0.1 µF 0.1 µF VSM Out HD Out ABL 0.1 µF 0.01 µF FBP 0.1 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ Y In 0.1 µF 47 µF VCC 5 V 5.1 kΩ 5.1 kΩ SCL SDA 0.01 µF 47 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ C In Reg. 0.1 µF 1 µF 2.2 µF 0.01 µF 100 µF 0.01 µF 0.1 µF 0.1 µF X’tal 12 pF 0.022 µF 0.01 µF 0.1 µF 3.3 kΩ 2.2 µF 390 Ω 100 µF 0.01 µF 390 Ω Horizontal Output 2.2 µF 0.1 µF ˓M TA8772AN 0.1 µF 1 kΩ 11 kΩ 0.1 µF 0.01 µF 47 µF B-Y OUT R-Y OUT R-Y IN SCP B-Y IN 0.1 µF 0.1 µF 0.1 µF 0.1 µF 10 µF 1 k Ω 0.1 µF 0.01 µF 47 µF 0.47 µF 0.47 µF 1 µF 1 µF 1 µF 1 kΩ 0.47 µF 0.1 µF 0.1 µF 1 kΩ 0.47 µF 1 kΩ 49 64 63 61 60 58 56 54 53 51 50 48 46 45 44 43 42 DEF VCC (9 V) 32fH VCO NC AFC Filter DEF GND NC HD Out V.Sep. NC Chroma GND Chroma In NC APC Filter NC M PAL X’tal 1H DL Cont V/I Out Horizontal Output (SW) VCC1 (5 V) NC Y1 Sync In Sync Out65 Ys2 (analog RGB) NC NC G S/H SCL SDA NC FBP In (BLK in) NC Curve odj. (ext CP in) 29VP Out 32B S/H 33NC 37Digital GND 161 2 3 4 6 8 10 12 14 15 17 18 19 22 24 Analog G In Analog R In Analog OSD B In Analog OSD G In Analog OSD R In VCC2 (9 V) NC B Out NC NC TEXT GND 1 ABCL In YM In NC APL Det. Black Peak Hold V/I In 5 7 VCC3 (9 V) Ys1 (analog OSD) NC 1 30 2 29 3 28 4 27 5 26 6 25 7 24 8 23 9 22 10 21 11 20 12 19 13 18 14 17 15 16 WAC (wide aspect converter) CTI B In VCC 9 V ˓M: m y l a r c a p a c i t o r G In R In Ys1 B Out G Out R Out OSD- B In OSD- G In OSD- R In VSM Out M-PAL X’tal 12 pF 1 pF IK In fsc GND GND GND

Application Circuit 5-Double Scan (3.58 NTSC) TA1276AFG 30 kΩ 0.22 µF 2200 pF 100 µF 0.01 µF Sync Out 2.2 µF 10 kΩ 2.2 µF VP (1H) Ys2 100 Ω 100 Ω 2.2 µF 2.2 µF 1 kΩ YM 0.01 µF 100 µF 0.01 µF 100 Ω 0.1 µF 0.1 µF 0.1 µF VSM Out HD Out ABL 0.1 µF 0.1 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ Y In 0.1 µF 47 µF VCC 5 V 5.1 kΩ 5.1 kΩ SCL SDA 0.01 µF 47 µF 10 kΩ 10 kΩ 75 Ω 10 µF 2.2 kΩ C In Reg. 0.1 µF 1 µF 2.2 µF 0.01 µF 100 µF 0.01 µF 0.1 µF 0.1 µF V/I Out (1H) 12 pF 0.022 µF 0.01 µF 0.1 µF 3.3 kΩ 2.2 µF 390 Ω 100 µF 0.01 µF 2.2 µF 4964 63 61 60 58 56 54 53 51 50 48 46 45 44 43 42 DEF VCC (9 V) 32fH VCO NC AFC Filter DEF GND NC HD Out V.Sep. NC Chroma GND Chroma In NC APC Filter NC M PAL X’tal 1H DL Cont V/I Out Horizontal Output (SW) VCC1 (5 V) NC Y1 Sync In Sync Out65 Ys2 (analog RGB) NC NC G S/H SCL SDA NC FBP In (BLK in) NC Curve odj. (ext CP in) 16 1 2 3 4 6 8 10 12 14 15 17 18 19 22 24 Analog G In Analog R In Analog OSD B In Analog OSD G In Analog OSD R In VCC2 (9 V) NC B Out NC NC TEXT GND 1 ABCL In YM In NC APL Det. Black Peak Hold V/I In 5 7 VCC3 (9 V) Ys1 (analog OSD) NC B In VCC 9 V ˓M: m y l a r c a p a c i t o r G In R In Ys1 B Out G Out R Out OSD- B In OSD- G In OSD- R In VSM Out U/Q Out (1H) Y1 Out (1H) SCP fsc IK In U/Q In (2H) 0.1 µF ˓M Y2 In (2H) Ext CP/BPP (2H) Ext H/V BLK (2H) GND GND GND V/I In (2H)

20 to 51 kΩ 51 pF to 330 pF CRT CRT R G CRT B

3.3 V Z

Weight: 1.6 g (typ.)

• TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the “Handling Guide for Semiconductor Devices,” or “TOSHIBA Semiconductor Reliability Handbook” etc..
• The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury (“Unintended Usage”). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer’s own risk.
• The products described in this document are subject to the foreign exchange and foreign trade laws.
• The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
• The information contained herein is subject to change without notice. 000707EBARESTRICTIONS ON PRODUCT USE