3886GROUP

3886GROUP MITSUBISHI | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 110

Technical content

DESCRIPTION

The 3886 group is the 8-bit microcomputer based on the 740 fam- ily core technology. The 3886 group is designed for controlling systems that require analog signal processing and include two serial I/O functions, A-D converters, D-A converters, system data bus interface function, watchdog timer, and comparator circuit. The multi-master I 2C bus interface can be added by option.

FEATURES

<Microcomputer mode> (at 10 MHz oscillation frequency) l Memory size (Included key input interrupt) l I (connect to external ceramic resonator or quartz-crystal oscillator) l Power source voltage (at 10 MHz oscillation frequency) (at 10 MHz oscillation frequency) (at 32 kHz oscillation frequency) (*: 4.0 to 5.5 V for Flash memory version)

3886 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Power dissipation (at 10 MHz oscillation frequency, at 5 V power source voltage) (at 32 kHz oscillation frequency, at 3 V power source voltage) l Memory expansion possible (only for M38867M8A/E8A) <Flash memory mode> CC = 5 V ± 10 % l Erasing method l Program/Erase control by software command l Operating temperature range (at programming/erasing) n Notes 1. The flash memory version cannot be used for application em- bedded in the MCU card. 2. Power source voltage Vcc of the flash memory version is 4.0 to 5.5 V. APPLICATION Household product, consumer electronics, communications, note book PC, etc.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Package type : 80D0 PIN CONFIGURATION (TOP VIEW) Note:The pin number and the position of the function pin may change by the kind of package. Fig. 2 M38867E8AFS pin configuration Package type : 80P6Q-A PIN CONFIGURATION (TOP VIEW) Note:The pin number and the position of the function pin may change by the kind of package. Fig. 1 M38867M8A-XXXHP , M38867E8AHP pin configuration : PROM version 2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0 3 1 3 2 3 3 3 4 3 5 3 6 3 7 3 8 3 9 4 0 6 1 6 2 6 3 6 4 6 5 6 6 6 7 6 8 6 9 7 0 7 1 7 2 7 3 7 4 7 5 7 6 7 7 7 8 7 9 8 0 P 30/ P W M 0 P 31/ P W M 1 P 62/ A N 2 P 61/ A N 1 P 44/ R XD P 43/ I N T1/ O B F0 P 63/ A N 3 P 64/ A N 4 P 65/ A N 5 P 66/ A N 6 A VS S P 67/ A N 7 VR E F VC C P 80/ D Q 0 P 81/ D Q 1 P 82/ D Q 2 P 83/ D Q 3 P 84/ D Q 4 P 85/ D Q 5 P 86/ D Q 6 P 87/ D Q 7 P 42/ I N T0/ O B F0 C N VS S XI N XO U T VS S R E S E T P 40/ XC O U T P 41/ XC I N P 16/ A D 1 P 17/ A D 1 P 26/ D B6 P 25/ D B5 P 24/ D B4 P 23/ D B3 P 22/ D B2 P 21/ D B1 P 20/ D B0 P 34/f P 35/ S Y N C P 00/ P 3R E F/ A D 0 P 04/ A D 4 P 05/ A D 5 P 06/ A D 6 P 07/ A D 7 P 11/ A D 9 P 12/ A D 1 P 13/ A D 1 P 14/ A D 1 P 15/ A D 1 P 10/ A D 8 P 01/ A D 1 P 02/ A D 2 P 32/ O N W P 33/ R E S E TO U T P 36/ W R P 37/ R D P 03/ A D 3 P 27/ D B7 P 60/ A N 0 P 77/ SC L P 76/ SD A P 75/ I N T4 P 74/ I N T3 P 72/ SC L K P 71/ SO U T P 70/ SI N P 57/ D A2/ P W M 1 P 50/ A0 P 45/ TXD P 73/ SR D Y 2/ I N T2 P 55/ C N T R 1 P 54/ C N T R 0 P 56/ D A1/ P W M 0 P 47/ SR D Y 1/ S1 P 52/ I N T3 0/ R P 53/ I N T4 0/ W P 51/ I N T2 0/ S0 P 46/ SC L K 1/ O B F1 M 3 8 8 6 7 M 8 A - X X X H P M E A H P VP P 3 5 3 6 3 7 3 8 3 9 4 06 5 6 6 6 7 6 8 6 9 7 0 P 30/ P W M 0 P 31/ P W M 1 P 34/f P 35/ S Y N C P 00/ P 3R E F/ A D 0 P 03/ A D 3 P 04/ A D 4 P 05/ A D 5 P 06/ A D 6 P 07/ A D 7 P 11/ A D 9 P 12/ A D 1 P 13/ A D 1 P 14/ A D 1 P 15/ A D 1 P 16/ A D 1 P 17/ A D 1 P 62/ A N 2 P 61/ A N 1 P 60/ A N 0 P 77/ SC L P 76/ SD A P 75/ I N T4 P 74/ I N T3 P 72/ SC L K P 71/ SO U T P 70/ SI N P 57/ D A2/ P W M 1 P 50/ A0 P 46/ SC L K 1/ O B F1 P 45/ TXD P 44/ R XD P 43/ I N T1/ O B F0 P 66/ A N 6 P 67/ A N 7 A VS S VR E F VC C P 80/ D Q 0 P 81/ D Q 1 P 82/ D Q 2 P 83/ D Q 3 P 84/ D Q 4 P 85/ D Q 5 P 86/ D Q 6 P 87/ D Q 7 P 42/ I N T0/ O B F0 C N VS S XI N XO U T VS S P 27/ D B7 P 26/ D B6 P 25/ D B5 P 24/ D B4 P 23/ D B3 P 22/ D B2 P 21/ D B1 P 20/ D B0 R E S E T P 73/ SR D Y 2/ I N T2 P 51/ I N T2 0/ S0 P 55/ C N T R 1 P 54/ C N T R 0 P 53/ I N T4 0/ W P 52/ I N T3 0/ R P 56/ D A1/ P W M 0 P 10/ A D 8 P 01/ A D 1 P 02/ A D 2 P 47/ SR D Y 1/ S1 P 32/ O N W P 33/ R E S E TO U T P 36/ W R P 37/ R D P 40/ XC O U T P 41/ XC I N P 65/ A N 5 P 63/ A N 3 P 64/ A N 4 M 3 8 8 6 7 E 8 A F S VP P

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 3 M38869MFA-XXXGP/HP , M38869FFAGP/HP pin configuration Note:The pin number and the position of the function pin may change by the kind of package. : Flash memory version Package type : 80P6S-A/80P6Q-A PIN CONFIGURATION (TOP VIEW) 4142434445464748495051525354555657585960 P30/PWM 00 P31/PWM 10 P62/AN2 P61/AN1 P44/RXD P43/INT1/OBF01 P63/AN3 P64/AN4 P65/AN5 P66/AN6 AV SS P67/AN7 VREF VCC P80/DQ0 P81/DQ1 P82/DQ2 P83/DQ3 P84/DQ4 P85/DQ5 P86/DQ6 P87/DQ7 P42/INT0/OBF00 CNV SS XIN XOUT VSS RESET P40/XCOUT P41/XCIN P16 P17 P26 P25 P24 P23 P22 P21 P20 0/P3 REF P27 0/AN 7/S CL 6/S DA 5/INT 4/INT 2/S CLK2 1/S OUT2 0/S IN2 7/DA 2/PWM 0/A 5/T XD 3/S RDY2 /INT 5/CNTR 4/CNTR 6/DA 1/PWM 7/S RDY1 2/INT 3/INT 1/INT 6/S CLK1 /OBF 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 205 6 M38869MFA-XXXGP/HP M38869FFAGP/HP VPP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS FUNCTIONAL BLOCK DIAGRAM (Package : 80P6Q-A, 80P6S-A) Fig. 4 Functional block diagram FUNCTIONAL BLOCK I N T0 C N T R 0 C N T R 1 VR E F A VS S R A M R O M C P U A X Y S P C H P C L P S VS S 3 0 R E S E T 2 5 VC C 7 1 2 4 C N VS S P 5 ( 8 )P 7 ( 8 ) 2 4 6 83 5 7 9 P 8 ( 8 ) P 6 ( 8 ) 7 4 7 6 7 8 8 07 5 7 7 7 9 17 2 7 3 XI N 2 8 2 9 S I / O 1 ( 8 )S I / O 2 ( 8 ) D - A c o n v e r t e r R e s e t i n p u t C l o c k g e n e r a t i n g c i r c u i t M a i n - c l o c k i n p u t M a i n - c l o c k o u t p u t A - D c o n v e r t e r T i m e r Y ( 8 ) T i m e r X ( 8 ) P r e s c a l e r 1 2 ( 8 ) P r e s c a l e r X ( 8 ) P r e s c a l e r Y ( 8 ) T i m e r 1 ( 8 ) T i m e r 2 ( 8 ) I / O p o r t P 5I / O p o r t P 7I / O p o r t P 8 I / O p o r t P 6 S u b c l o c k i n p u t XO U T XC I N XC O U T S u b c l o c k o u t p u t W a t c h d o g t i m e r R e s e t P 0 ( 8 )P 1 ( 8 )P 2 ( 8 )P 3 ( 8 ) I / O p o r t P 0I / O p o r t P 1I / O p o r t P 2I / O p o r t P 3 P 3R E F K e y - o n w a k e u pXC I N XC O U T P 4 ( 8 ) I / O p o r t P 4 C o m p a r a t o r I N T1 P W M 0 ( 1 4 ) P W M 1 ( 1 4 ) P W M 0 P W M 0 P W M 1 P W M 1 D Q 0 t o D Q 7 B u s i n t e r f a c e I C2 SC L SD A I N T4 I N T2 I N T3 , I N T4 I N T2 I N T3 6 3 6 5 6 7 6 96 4 6 6 6 8 7 0 D - A c o n v e r t e r 1 0 1 2 1 4 1 61 1 1 3 1 5 1 7 1 8 2 0 2 2 2 61 9 2 1 2 3 2 7 5 5 5 7 5 9 6 15 6 5 8 6 0 6 2 3 1 3 3 3 5 3 73 2 3 4 3 6 3 8 3 9 4 1 4 3 4 54 0 4 2 4 4 4 6 4 7 4 8 4 9 5 0 5 1 5 2 5 3 5 4

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS VCC , VSS PIN DESCRIPTION FunctionsNamePin

• Apply voltage of 2.7 V – 5.5 V to Vcc, and 0 V to Vss.
• In the flash memory version, apply voltage of 4.0 V – 5.5 V to Vcc, and 0 V to Vss
• This pin controls the operation mode of the chip.
• Normally connected to VSS .
• If this pin is connected to Vcc, the internal ROM is inhibited and an external memory is accessed.
• In the flash memory version, connected to VSS.
• In the EPROM version or the flash memory version, this pin functions as the VPP power source input pin.
• Reference voltage input pin for A-D and D-A converters.
• Analog power source input pin for A-D and D-A converters.
• Connect to VSS .
• Reset input pin for active “L”.
• Input and output pins for the clock generating circuit.
• Connect a ceramic resonator or quartz-crystal oscillator between the X IN and XOUT pins to set the oscillation frequency.
• When an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.
• 8-bit CMOS I/O port.
• I/O direction register allows each pin to be individually programmed as either input or output.
• When the external memory is used, these pins are used as the address bus.
• CMOS compatible input level.
• CMOS 3-state output structure or N-channel open-drain output structure.
• 8-bit CMOS I/O port.
• I/O direction register allows each pin to be individually programmed as either input or output.
• When the external memory is used, these pins are used as the address bus.
• CMOS compatible input level.
• CMOS 3-state output structure or N-channel open-drain output structure.
• 8-bit CMOS I/O port.
• I/O direction register allows each pin to be individually programmed as either input or output.
• When the external memory is used, these pins are used as the data bus.
• CMOS compatible input level.
• CMOS 3-state output structure.
• P2 4 to P27 (4 bits) are enabled to output large current for LED drive (only in single-chip mode).
• 8-bit CMOS I/O port.
• I/O direction register allows each pin to be individually programmed as either input or output.
• When the external memory is used, these pins are used as the control bus.
• CMOS compatible input level.
• CMOS 3-state output structure.
• These pins function as key-on wake-up and compara- tor input.
• These pins are enabled to control pull-up. Power source Table 1 Pin description (1) Function except a port function
• Comparator reference power source input pin
• Key-on wake-up input pin
• Comparator input pin
• PWM output pin
• Key-on wake-up input pin
• Comparator input pin Reference voltage Analog power source Clock input Clock output I/O port P0 I/O port P1 I/O port P2 VREF AV SS P30/PWM 00 P31/PWM 10 CNV SS inputCNV SS RESET Reset input XIN XOUT P00/P3REF P01–P0 7 P10–P1 7 P20–P2 7 I/O port P3 P32–P3 7

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS P51/INT20 /S0 P52/INT30 P53/INT40 FunctionsNamePin P40/XCOUT P41/XCIN I/O port P4

• 8-bit I/O port with the same function as port P0. <Input level> 0, P41 : CMOS input level P4 2–P4 6 : CMOS compatible input level or TTL in- put level P47 : CMOS compatible input level or TTL input level in the bus interface function <Output structure> 0, P41, P47 : CMOS 3-state output structure P42–P4 6 : CMOS 3-state output structure or N- channel open-drain output structure
• Regardless of input or output port, P42 to P46 can be input every pin level.
• When P4 2 and P43 are used as output port, the function which makes P42 and P43 clear to “0” when the host CPU reads the output data bus buffer 0 can be added.
• 8-bit I/O port with the same function as port P0.
• CMOS compatible input level.
• CMOS 3-state output structure.
• P5 0 to P53 can be switched between CMOS com- patible input level or TTL input level in the bus interface function. Function except a port function Table 2 Pin description (2)
• Sub-clock generating circuit I/O pins (Connect a resonator.) P42/INT0 /OBF 00 P43/INT1 /OBF 01 P44/RxD P45/TxD P46/SCLK1 /OBF 10 P47/SRDY1 /S1 P50/A0 P54/CNTR 0 P55/CNTR 1 P56/DA1 /PWM 01 P57/DA2 /PWM 11 P60/AN0– P67/AN7 P70/SIN2 P71/SOUT2 P72/SCLK2 P73/SRDY2 /INT21 P74/INT31 P75/INT41 P76/SDA P77/SCL P80/DQ 0– P87/DQ 7 I/O port P5 I/O port P6 I/O port P7 I/O port P8
• 8-bit I/O port with the same function as port P0.
• CMOS compatible input level.
• CMOS 3-state output structure.
• 8-bit I/O port with the same function as port P0. P70–P7 5 : CMOS compatible input level or TTL in- put level P76, P77 : CMOS compatible input level or SMBUS input level in the I2C-BUS inter- face function, N-channel open-drain output structure
• Regardless of input or output port, P7 0 to P75 can be input every pin level.
• 8-bit I/O port with the same function as port P0.
• CMOS compatible input level.
• CMOS 3-state output structure.
• CMOS compatible input level or TTL input level in the bus interface function.
• Interrupt input pins
• Bus interface function pins
• Serial I/O1 function pins
• Serial I/O1 function pins
• Bus interface function pins
• Bus interface function pins
• Interrupt input pins
• Bus interface function pins
• Timer X, timer Y function pins
• D-A converter output pin
• PWM output pin
• A-D converter output pin
• Serial I/O2 function pin
• Serial I/O2 function pin
• Interrupt input pin
• Interrupt input pin 2C-BUS interface function pin
• Bus interface function pin

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS PART NUMBERING Fig. 5 Part numbering M 3 8 8 6 7 M 8 A - X X X H PP r o d u c t n a m e P a c k a g e t y p e H P P Q A G P P S A F S D R O M n u m b e r O m i t t e d i n t h e o n e t i m e P R O M v e r s i o n s h i p p e d i n b l a n k t h e E P R O M v e r s i o n a n d t h e f l a s h m e m o r y v e r s i o n R O M / P R O M s i z e : 4 0 9 6 b y t e s b y t e s b y t e s b y t e s b y t e s b y t e s b y t e s b y t e s T h e f i r s t 1 2 8 b y t e s a n d t h e l a s t 2 b y t e s o f R O M a r e r e s e r v e d a r e a s t h e y c a n n o t b e u s e d H o w e v e r t h e y c a n b e p r o g r a m m e d o r e r a s e d i n t h e E P R O M v e r s i o n a n d t h e f l a s h m e m o r y v e r s i o n s o t h a t t h e u s e r s c a n u s e t h e m M e m o r y t y p e M E F : M a s k R O M v e r s i o n E P R O M o r O n e T i m e P R O M v e r s i o n F l a s h m e m o r y v e r s i o n R A M s i z e : 1 9 2 b y t e s b y t e s b y t e s b y t e s b y t e s A – : H i g h - s p e e d v e r s i o n i s o m i t t e d i n t h e O n e T i m e P R O M v e r s i o n s h i p p e d i n b l a n k t h e E P R O M v e r s i o n a n d t h e f l a s h m e m o r y v e r s i o n 9: 3 6 8 6 4 b y t e s b y t e s b y t e s b y t e s b y t e s b y t e s b y t e s A B C D E F : 7 6 8 b y t e s b y t e s b y t e s b y t e s b y t e s

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS GROUP EXPANSION Mitsubishi plans to expand the 3886 group as follows. Memory Type Support for mask ROM, One Time PROM, EPROM and flash memory version. Memory Size Packages The pin number and the position of the function pin may change by the kind of package. Fig. 6 Memory expansion plan Currently products are listed below. RAM size (bytes) RemarksPackage Table 3 Support products Product name As of Jan. 2000 32768 (32638) 49152 (19022) 61440 (61310) (P) ROM size (bytes) ROM size for User in ( ) Memory Expansion M38867M8A-XXXHP M38867E8A-XXXHP M38867E8AHP M38867E8AFS M38869M8A-XXXHP M38869M8A-XXXGP M38869MCA-XXXHP M38869MCA-XXXGP M38869MFA-XXXHP M38869MFA-XXXGP M38869FFAHP M38869FFAGP 1024 2048 80P6Q-A 80D0 80P6Q-A 80P6S-A 80P6Q-A 80P6S-A 80P6Q-A 80P6S-A 80P6Q-A 80P6S-A Mask ROM version One Time PROM version One Time PROM version (blank) EPROM version Mask ROM version Flash memory version M 3 8 8 6 7 E 8 A / M 8 A 4 8 K R O M s i z e ( b y t e s ) 3 2 K 2 8 K 2 4 K 2 0 K 1 6 K 1 2 K 8 K 3 8 45 1 26 4 01 4 0 87 6 88 9 6 1 0 2 41 1 5 21 2 8 0 1 5 3 6 2 0 4 83 0 7 24 0 3 2 6 0 K R O M e x t e r n a l R A M s i z e ( b y t e s ) : M a s s p r o d u c t i o n M 3 8 8 6 9 F F A / M F A M 3 8 8 6 9 M C A M 3 8 8 6 9 M 8 A

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU) The 3886 group uses the standard 740 Family instruction set. Re- fer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set. Machine-resident 740 Family instructions are as follows: The FST and SLW instructions cannot be used. The STP, WIT, MUL, and DIV instructions can be used. [CPU Mode Register (CPUM)] 003B16 The CPU mode register contains the stack page selection bit, the processor mode bits specifying the chip operation mode, etc. The CPU mode register is allocated at address 003B 16. Fig. 7 Structure of CPU mode register C P U m o d e r e g i s t e r P U M a d d r e s s 0 0 3 B1 b 7 b 0 S t a c k p a g e s e l e c t i o n b i t p a g e p a g e R e s e r v e d D o n o t w r i t e t o t h i s b i t w h e n u s i n g XC I N – XC O U T o s c i l l a t i o n f u n c t i o n P r o c e s s o r m o d e b i t s b b S i n g l e c h i p m o d e M e m o r y e x p a n s i o n m o d e o t M i c r o p r o c e s s o r m o d e o t N o t a v a i l a b l e P o r t XC s w i t c h b i t I O p o r t f u n c t i o n s t o p o s c i l l a t i n g XC I N – XC O U T o s c i l l a t i n g f u n c t i o n M a i n c l o c k ( XI N – XO U T) s t o p b i t O s c i l l a t i n g S t o p p e d M a i n c l o c k d i v i s i o n r a t i o s e l e c t i o n b i t s b b f f XI N ) h i g h s p e e d m o d e f f XI N ) m i d d l e s p e e d m o d e f f XC I N ) l o w s p e e d m o d e N o t a v a i l a b l e N o t e : T h i s m o d e i s n o t a v a i l a b l e f o r M 3 8 8 6 9 M 8 A / M C A / M F A a n d t h e f l a s h m e m o r y v e r s i o n .

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS MEMORY Special Function Register (SFR) Area The Special Function Register area in the zero page contains con- trol registers such as I/O ports and timers. RAM RAM is used for data storage and for stack area of subroutine calls and interrupts. ROM The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs. Pro- gram/Erase of the reserved ROM area is possible in the EPROM version and the flash memory version Interrupt Vector Area The interrupt vector area contains reset and interrupt vectors. Zero Page Access to this area with only 2 bytes is possible in the zero page addressing mode. Special Page Access to this area with only 2 bytes is possible in the special page addressing mode. Fig. 8 Memory map diagram 0 1 0 01 0 0 0 01 0 0 4 01 F F 0 01 F F D C 1 F F F E1 F F F F1 1 9 2 X X X X1 0 0 F F1 B B B 4 0 9 6 F 0 0 01 E D C B A F 0 8 01 E D C B A Y Y Y Y1 Z Z Z Z1 R A M R O M

0 F F E1

0 F F F1

I n t e r r u p t v e c t o r a r e a R O M a r e a R e s e r v e d R O M a r e a N o t e b y t e s Z e r o p a g e S p e c i a l p a g e R A M a r e a R A M s i z e b y t e s A d d r e s s X X X R O M s i z e b y t e s A d d r e s s Y Y Y R e s e r v e d R O M a r e a N o t e A d d r e s s Z Z Z S F R a r e a ( N o t e 1 ) N o t e s 1 : T h i s a r e a i s S F R i n M F F A T h i s a r e a i s R e s e r v e d i n M M F A M C A M A T h i s a r e a i s n o t u s e d i n M M A E A T h i s a r e a i s u sa b l e i n E P R O M v e r s i o n a n d f l a s h m e m o r y v e r s i o n

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 9 Memory map of special function register (SFR) 0 0 2 01 0 0 2 11 0 0 2 21 0 0 2 31 0 0 2 41 0 0 2 51 0 0 2 61 0 0 2 71 0 0 2 81 0 0 2 91 0 0 2 A1 0 0 2 B1 0 0 2 C 1 0 0 2 D 1 0 0 2 E1 0 0 2 F1 0 0 3 01 0 0 3 11 0 0 3 21 0 0 3 31 0 0 3 41 0 0 3 51 0 0 3 61 0 0 3 71 0 0 3 81 0 0 3 91 0 0 3 A1 0 0 3 B1 0 0 3 C 1 0 0 3 D 1 0 0 3 E1 0 0 3 F1 0 0 0 01 0 0 0 11 0 0 0 21 0 0 0 31 0 0 0 41 0 0 0 51 0 0 0 61 0 0 0 71 0 0 0 81 0 0 0 91 0 0 0 A1 0 0 0 B1 0 0 0 C 1 0 0 0 D 1 0 0 0 E1 0 0 0 F1 0 0 1 01 0 0 1 11 0 0 1 21 0 0 1 31 0 0 1 41 0 0 1 51 0 0 1 61 0 0 1 71 0 0 1 81 0 0 1 91 0 0 1 A1 0 0 1 B1 0 0 1 C 1 0 0 1 D 1 0 0 1 E1 0 0 1 F1

6 S e r i a l I / O 2 r e g i s t e r ( S I O 2 )

P o r t P 0 ( P 0 ) P o r t P 0 d i r e c t i o n r e g i s t e r ( P 0 D ) P o r t P 1 ( P 1 ) P o r t P 1 d i r e c t i o n r e g i s t e r ( P 1 D ) P o r t P 2 ( P 2 ) P o r t P 2 d i r e c t i o n r e g i s t e r ( P 2 D ) P o r t P 3 ( P 3 ) P o r t P 3 d i r e c t i o n r e g i s t e r ( P 3 D ) P o r t P 4 ( P 4 ) P o r t P 4 d i r e c t i o n r e g i s t e r ( P 4 D ) P o r t P 5 ( P 5 ) P o r t P 5 d i r e c t i o n r e g i s t e r ( P 5 D ) P o r t P 6 ( P 6 ) P o r t P 6 d i r e c t i o n r e g i s t e r ( P 6 D ) P o r t P 7 ( P 7 ) P o r t P 7 d i r e c t i o n r e g i s t e r ( P 7 D ) P o r t P 8 ( P 8 ) / P o r t P 4 i n p u t r e g i s t e r ( P 4 I ) T r a n s m i t / R e c e i v e b u f f e r r e g i s t e r ( T B / R B ) S e r i a l I / O 1 s t a t u s r e g i s t e r ( S I O 1 S T S ) S e r i a l I / O 1 c o n t r o l r e g i s t e r ( S I O 1 C O N ) U A R T c o n t r o l r e g i s t e r ( U A R T C O N ) B a u d r a t e g e n e r a t o r ( B R G ) S e r i a l I / O 2 c o n t r o l r e g i s t e r ( S I O 2 C O N ) I n t e r r u p t c o n t r o l r e g i s t e r 2 ( I C O N 2 ) A - D c o n v e r s i o n r e g i s t e r 1 ( A D 1 ) P r e s c a l e r Y ( P R E Y ) T i m e r Y ( T Y ) A D / D A c o n t r o l r e g i s t e r ( A D C O N ) D - A 1 c o n v e r s i o n r e g i s t e r ( D A 1 ) D - A 2 c o n v e r s i o n r e g i s t e r ( D A 2 ) I n t e r r u p t e d g e s e l e c t i o n r e g i s t e r ( I N T E D G E ) C P U m o d e r e g i s t e r ( C P U M ) I n t e r r u p t r e q u e s t r e g i s t e r 1 ( I R E Q 1 ) I n t e r r u p t r e q u e s t r e g i s t e r 2 ( I R E Q 2 ) I n t e r r u p t c o n t r o l r e g i s t e r 1 ( I C O N 1 ) P r e s c a l e r 1 2 ( P R E 1 2 ) T i m e r 2 ( T 2 ) P r e s c a l e r X ( P R E X ) T i m e r X ( T X ) T i m e r 1 ( T 1 ) T i m e r X Y m o d e r e g i s t e r ( T M ) I2C d a t a s h i f t r e g i s t e r S I2C a d d r e s s r e g i s t e r S D I2C s t a t u s r e g i s t e r S I2C c o n t r o l r e g i s t e r S D I2C c l o c k c o n t r o l r e g i s t e r S I2C s t a r t s t o p c o n d i t i o n c o n t r o l r e g i s t e r S D D a t a b a s b u f f e r r e g i s t e r 0 ( D B B 0 ) D a t a b a s b u f f e r s t a t u s r e g i s t e r 0 ( D B B S T S 0 ) D a t a b a s b u f f e r c o n t r o l r e g i s t e r ( D B B C O N ) D a t a b a s b u f f e r r e g i s t e r 1 ( D B B 1 ) D a t a b a s b u f f e r s t a t u s r e g i s t e r 1 ( D B B S T S 1 ) C o m p a r a t o r d a t a r e g i s t e r ( C M P D ) P o r t c o n t r o l r e g i s t e r 1 ( P C T L 1 ) P o r t c o n t r o l r e g i s t e r 2 ( P C T L 2 ) P W M 0 H r e g i s t e r ( P W M 0 H ) P W M 0 L r e g i s t e r ( P W M 0 L ) P W M 1 H r e g i s t e r ( P W M 1 H ) P W M 1 L r e g i s t e r ( P W M 1 L ) A - D c o n v e r s i o n r e g i s t e r 2 ( A D 2 ) I n t e r r u p t s o u r c e s e l e c t i o n r e g i s t e r ( I N T S E L ) W a t c h d o g t i m e r c o n t r o l r e g i s t e r ( W D T C O N )

6 F l a s h c o m m a n d r e g i s t e r ( F C M D )

F l a s h m e m o r y c o n t r o l r e g i s t e r ( F C O N ) ( N o t e ) ( N o t e ) N o t e : F l a s h m e m o r y v e r s i o n o n l y P o r t P 8 d i r e c t i o n r e g i s t e r ( P 8 D ) / P o r t P 7 i n p u t r e g i s t e r ( P 7 I )

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Pin Name Input/Output I/O Structure Non-Port Function Ref.No. Table 4 I/O port function (1) Related SFRs I/O PORTS The I/O ports have direction registers which determine the input/ output direction of each individual pin. Each bit in a direction reg- ister corresponds to one pin, and each pin can be set to be input port or output port. When “0” is written to the bit corresponding to a pin, that pin be- comes an input pin. When “1” is written to that bit, that pin becomes an output pin. If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating. When the P8 function select bit of the port control register 2 (ad- dress 002F 16) is set to “1”, read from address 001016 becomes the port P4 input register, and read from address 001116 becomes the port P7 input register. As the particular function, value of P42 to P46 pins and P70 to P75 pins can be read regardless of setting direction registers, by read- ing the port P4 input register (address 001016) or the port P7 input register (address 001116) respectively. P00/P3REF P01–P0 7 P10–P1 7 P20–P2 7 P30/PWM 00 P31/PWM 10 P32–P3 7 P40/XCOUT P41/XCIN P42/INT0/ OBF 00 P43/INT1/ OBF 01 P44/RXD P45/TXD P46/SCLK1 /OBF 10 P47/SRDY1 /S1 Port P0 Port P1 Port P2 Port P3 Port P4 Input/output, individual bits CMOS compatible input level CMOS 3-state output or N-channel open- drain output CMOS compatible input level CMOS 3-state output CMOS compatible input level or TTL input level CMOS 3-state output or N-channel open- drain output Address low-order byte output Analog comparator power source input pin Address low-order byte output Address high-order byte output Data bus I/O Control signal I/O PWM output Key-on wake up input Comparator input Control signal I/O Key-on wake up input Comparator input Sub-clock generating circuit External interrupt input Bus interface function I/O Serial I/O1 function in- put Serial I/O1 function out- put Serial I/O1 function I/O Bus interface function output Serial I/O1 function out- put Bus interface function input CPU mode register Port control register 1 Serial I/O2 control register CPU mode register Port control register 1 CPU mode register CPU mode register Port control register 1 AD/DA control register CPU mode register Port control register 1 CPU mode register Interrupt edge selection register Port control register 2 Serial I/O1 control register Port control register 2 Serial I/O1 control register UART control register Port control register 2 Serial I/O1 control register Data bus buffer control register Port control register 2 Serial I/O1 control register Data bus buffer control register (1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Notes1: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double-function ports as function I/O ports, refer to the applicable sections. 2: Make sure that the input level at each pin is either 0 V or VCC during execution of the STP instruction. When an input level is at an intermediate potential, a current will flow from VCC to VSS through the input-stage gate. Pin Name Input/Output I/O Format Non-Port Function Ref.No. Table 5 I/O port function (2) Related SFRs P50/A0 P51/INT20 /S0 P52/INT30 P53/INT40 P54/CNTR 0 P55/CNTR 1 P56/DA1/ PWM 01 P57/DA2/ PWM 11 P60/AN0– P67/AN7 P70/SIN2 P71/SOUT2 P72/SCLK2 P73/SRDY2 / INT21 P74/INT31 P75/INT41 P76/SDA P77/SCL P80/DQ 0– P87/DQ 7 Port P5 Port P6 Port P7 Port P8 Input/output, individual bits CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level CMOS compatible input level CMOS 3-state output CMOS compatible input level or TTL input level N-channel open-drain output CMOS compatible input level N-channel open-drain output (when selecting I 2C- BUS interface function) CMOS compatible input level or SMBUS input level CMOS compatible input level CMOS 3-state output (when selecting bus interface function) CMOS compatible input level or TTL input level Bus interface function input External interrupt input Bus interface function input Timer X, timer Y func- tion I/O D-A converter output PWM output A-D converter input Serial I/O2 function I/O Serial I/O2 function out- put Bus interface function input External interrupt input I 2C-BUS interface func- tion I/O Bus interface function I/O Data bus buffer control register Interrupt edge selection register Data bus buffer control register Timer XY mode register AD/DA control register UART control register AD/DA control register Serial I/O2 control register Port control register 2 Serial I/O2 control register Port control register 2 Interrupt edge selection register Port control register 2 I 2C control register Data bus buffer control register (15) (16) (17) (18) (19) (20) (21) (22) (23) (24) (25) (26) (27) (28)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 10 Port block diagram (1) ( 2 ) P o r t s P 01– P 07, P 1 D a t a b u s P o r t l a t c h o u t p u t s t r u c t u r e s e l e c t i o n b i t s ( 3 ) P o r t P 2 D a t a b u s P o r t l a t c h ( 4 ) P o r t P 30 C o m p a r a t o r K e y - o n w a k e - u p P 30– P 33 p u l l - u p c o n t r o l b i t i n p u t D a t a b u s P o r t l a t c h P W M 0 0 o u t p u t P W M 0 o u t p u t p i n s e l e c t i o n b i t P W M 0 e n a b l e b i t ( 5 ) P o r t P 31 P 30– P 33 p u l l - u p c o n t r o l b i t D a t a b u s P o r t l a t c h P W M 1 0 o u t p u t P W M 1 o u t p u t p i n s e l e c t i o n b i t P W M 1 e n a b l e b i t ( 6 ) P o r t s P 32– P 37 ( 7 ) P o r t P 40 P o r t XC s w i t c h b i t O s c i l l a t o r P o r t P 41 P o r t XC s w i t c h b i t ( 8 ) P o r t P 41 S u b - c l o c k g e n e r a t i n g c i r c u i t i n p u t ( 1 ) P o r t P 00 D a t a b u s P o r t l a t c h P 00– P 03 o u t p u t s t r u c t u r e s e l e c t i o n b i t C o m p a r a t o r r e f e r e n c e p o w e r s o u r c e i n p u t C o m p a r a t o r r e f e r e n c e i n p u t p i n s e l e c t b i t P 00– P 03, P 04– P 07, P 10– P 13, P 14– P p u l l - u p c o n t r o l b i t P 30– P 33, P 34– P C o m p a r a t o r K e y - o n w a k e - u p i n p u t D a t a b u sP o r t l a t c h C o m p a r a t o r K e y - o n w a k e - u p i n p u t D a t a b u s P o r t l a t c h P o r t XC s w i t c h b i t D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 11 Port block diagram (2) S e r i a l I / O 1 i n p u t ( 1 1 ) P o r t P 44 D a t a b u s S e r i a l I / O 1 e n a b l e b i t R e c e i v e e n a b l e b i t P o r t l a t c h P 4 o u t p u t s t r u c t u r e s e l e c t i o n b i t [ 1 ( 1 2 ) P o r t P 45 D a t a b u s S e r i a l I / O 1 e n a b l e b i t T r a n s m i t e n a b l e b i t S e r i a l I / O 1 o u t p u t P 45/ TXD P - c h a n n e l o u t p u t d i s a b l e b i t P o r t l a t c h ( 1 3 ) P o r t P 46 S e r i a l I / O 1 s y n c h r o n o u s c l o c k s e l e c t i o n b i t D a t a b u s S e r i a l I / O 1 c l o c k o u t p u t S e r i a l I / O 1 e x t e r n a l c l o c k i n p u t S e r i a l I O m o d e s e l e c t i o n b i t S e r i a l I O e n a b l e b i t P o r t l a t c h S e r i a l I / O 1 e n a b l e b i t O B F1 0 o u t p u t e n a b l e b i t O B F1 0 o u t p u t P 4 o u t p u t s t r u c t u r e s e l e c t i o n b i t ( 1 4 ) P o r t P 47 ( 1 5 ) P o r t P 50 ( 1 6 ) P o r t s P 51, P 52, P 53 [ 1 h e i n p u t l e v e l c a n b e s w i t c h e d b e t w e e n C M O S c o m p a t i b l e i n p u t l e v e l a n d T T L l e v e l b y t h e P i n p u t l e v e l s e l e c t i o n b i t o f t h e p o r t c o n t r o l r e g i s t e r a d d r e s s [ 2 h e i n p u t l e v e l c a n b e s w i t c h e d b e t w e e n C M O S c o m p a t i b l e i n p u t l e v e l a n d T T L l e v e l b y t h e P i n p u t l e v e l s e l e c t i o n b i t o f t h e p o r t c o n t r o l r e g i s t e r a d d r e s s T h e p o r t P a n d p o r t P i n p u t r e g i s t e r c a n b e s w i t c h e d b y t h e P f u n c t i o n s e l e c t i o n b i t o f t h e p o r t c o n t r o l r e g i s t e r 2 ( a d d r e s s [ 3 h e i n p u t l e v e l c a n b e s w i t c h e d b e t w e e n C M O S c o m p a t i b l e i n p u t l e v e l a n d T T L l e v e l b y t h e i n p u t l e v e l s e l e c t i o n b i t o f t h e d a t a b u s b u f f e r c o n t r o l r e g i s t e r a d d r e s s ( 9 ) P o r t P 42 O B F0 0 o u t p u t e n a b l e b i t O B F0 0 o u t p u t P 4 o u t p u t s t r u c t u r e s e l e c t i o n b i t I N T0 i n t e r r u p t i n p u t ( 1 0 ) P o r t P 43 O B F0 1 o u t p u t e n a b l e b i t O B F0 1 o u t p u t D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r [ 1 P 4 o u t p u t s t r u c t u r e s e l e c t i o n b i t I N T1 i n t e r r u p t i n p u t D a t a b u s P o r t l a t c h D a t a b u s b u f f e r e n a b l e b i t I N T2 I N T3 I N T4 0 i n t e r r u p t i n p u t S0, R , W i n p u t D a t a b u s P o r t l a t c h D a t a b u s b u f f e r e n a b l e b i t i n p u t D a t a b u s b u f f e r e n a b l e b i t D a t a b u s b u f f e r e n a b l e b i t S e r i a l I O m o d e s e l e c t i o n b i t S e r i a l I O e n a b l e b i t SR D Y o u t p u t e n a b l e b i t D a t a b u s S e r i a l I / O 1 r e a d y o u t p u t P o r t l a t c h D a t a b u s b u f f e r f u n c t i o n s e l e c t i o n b i t i n p u t [ 3 D a t a b u s b u f f e r f u n c t i o n s e l e c t i o n b i t [ 2 [ 2 D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r [ 1 [ 2 D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r [ 1 [ 2 [ 1 [ 2 D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r D i r e c t i o n r e g i s t e r [ 3 D i r e c t i o n r e g i s t e r [ 3

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 12 Port block diagram (3) ( 2 0 ) P o r t P 6 A n a l o g i n p u t p i n s e l e c t i o n b i t A - D c o n v e r t e r i n p u t D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r ( 1 8 ) P o r t P 56 D - A c o n v e r t e r o u t p u t D - A 1 o u t p u t e n a b l e b i t D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r P W M 0 1 o u t p u t P W M 0 o u t p u t p i n s e l e c t i o n b i t P W M 0 e n a b l e b i t ( 1 9 ) P o r t P 57 D - A c o n v e r t e r o u t p u t D - A2 o u t p u t e n a b l e b i t D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r P W M 1 1 o u t p u t P W M 1 o u t p u t p i n s e l e c t i o n b i t P W M 1 e n a b l e b i t ( 1 7 ) P o r t s P 54, P 55 P o r t l a t c hD a t a b u s P u l s e o u t p u t m o d e T i m e r o u t p u t C N T R 0, C N T R 1 i n t e r r u p t i n p u t D i r e c t i o n r e g i s t e r ( 2 1 ) P o r t P 70 S e r i a l I / O 2 i n p u t D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r [ 4 ( 2 2 ) P o r t P 71 D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r S e r i a l I O / 2 t r a n s m i t c o m p l e t i o n s i g n a l S e r i a l I O p o r t s e l e c t i o n b i t S e r i a l I / O 2 o u t p u t ( 2 3 ) P o r t P 72 D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r S e r i a l I / O 2 s y n c h r o n i z a t i o n c l o c k s e l e c t i o n b i t S e r i a l I O p o r t s e l e c t i o n b i t S e r i a l I / O 2 c l o c k o u t p u t S e r i a l I / O 2 e x t e r n a l c l o c k i n p u t [ 4 T h e i n p u t l e v e l c a n b e s w i t c h e d b e t w e e n C M O S c o m p a t i b l e i n p u t l e v e l a n d T T L l e v e l b y t h e P i n p u t l e v e l s e l e c t i o n b i t o f t h e p o r t c o n t r o l r e g i s t e r a d d r e s s [ 5 T h e i n p u t l e v e l c a n b e s w i t c h e d b e t w e e n C M O S c o m p a t i b l e i n p u t l e v e l a n d T T L l e v e l b y t h e P i n p u t l e v e l s e l e c t i o n b i t o f t h e p o r t c o n t r o l r e g i s t e r a d d r e s s T h e p o r t P d i r e c t i o n r e g i s t e r a n d p o r t P i n p u t r e g i s t e r c a n b e s w i t c h e d b y t h e P f u n c t i o n s e l e c t i o n b i t o f t h e p o r t c o n t r o l r e g i s t e r ( 2 4 ) P o r t P 73 D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r S e r i a l I / O 2 r e a d y o u t p u t SR D Y o u t p u t e n a b l e b i t I N T2 1 i n t e r r u p t i n p u t [ 5 [ 4 [ 5 [ 4 [ 5 [ 4 [ 5 ( a d d r e s s 0 0 2 F1 6) .

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 13 Port block diagram (4) ( 2 8 ) P o r t P 8 O u t p u t b u f f e r 0 S t a t u s r e g i s t e r 0 O u t p u t b u f f e r 1 S t a t u s r e g i s t e r 1 I n p u t b u f f e r 0 I n p u t b u f f e r 1 D a t a b u s b u f f e r e n a b l e b i t ( 2 6 ) P o r t P 76 D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r SD A o u t p u t SD A i n p u t [ 6 ( 2 7 ) P o r t P 77 I2C B U S i n t e r f a c e e n a b l e b i t SC L o u t p u t SC L i n p u t [ 6 ( 2 5 ) P o r t s P 74 ,P 75 D a t a b u s P o r t l a t c h D i r e c t i o n r e g i s t e r [ 4 I N T3 1, I N T4 1 i n t e r r u p t i n p u t [ 3 RS1 [ 5 [ 3 I2C B U S i n t e r f a c e e n a b l e b i t D i r e c t i o n r e g i s t e r P o r t l a t c hD a t a b u s D i r e c t i o n r e g i s t e r P o r t l a t c hD a t a b u s [ 6 T h e i n p u t l e v e l c a n b e s w i t c h e d b e t w e e n C M O S c o m p a t i b l e i n p u t l e v e l a n d S M B U S l e v e l b y t h e I2C B U S i n t e r f a c e p i n i n p u t s e l e c t i o n b i t o f t h e I2C c o n t r o l r e g i s t e r a d d r e s s

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 14 Structure of port I/O related register P o r t c o n t r o l r e g i s t e r 1 b 7b 0 P o r t c o n t r o l r e g i s t e r 2 P 00– P 03 o u t p u t s t r u c t u r e s e l e c t i o n b i t C M O S N c h a n n e l o p e n d r a i n P 04– P o u t p u t s t r u c t u r e s e l e c t i o n b i t C M O S N c h a n n e l o p e n d r a i n P 10– P o u t p u t s t r u c t u r e s e l e c t i o n b i t C M O S N c h a n n e l o p e n d r a i n P 14– P o u t p u t s t r u c t u r e s e l e c t i o n b i t C M O S N c h a n n e l o p e n d r a i n P 30– P p u l l u p c o n t r o l b i t N o p u l l u p P u l l u p P 34– P p u l l u p c o n t r o l b i t N o p u l l u p P u l l u p P W M 0 e n a b l e b i t P W M 0 o u t p u t d i s a b l e d P W M 0 o u t p u t e n a b l e d P W M 1 e n a b l e b i t P W M 1 o u t p u t d i s a b l e d P W M 1 o u t p u t e n a b l e d P 4 i n p u t l e v e l s e l e c t i o n b i t ( P 42– P 46) C M O S l e v e l i n p u t T T L l e v e l i n p u t P i n p u t l e v e l s e l e c t i o n b i t P 70– P 75) C M O S l e v e l i n p u t T T L l e v e l i n p u t P o u t p u t s t r u c t u r e s e l e c t i o n b i t P 42, P 43, P 44, P 46) C M O S N c h a n n e l o p e n d r a i n P f u n c t i o n s e l e c t i o n b i t P o r t P P o r t P d i r e c t i o n r e g i s t e r P o r t P i n p u t r e g i s t e r P o r t P i n p u t r e g i s t e r I N T2, I N T3, I N i n t e r r u p t s w i t c h b i t I N I N I N i n t e r r u p t I N I N I N i n t e r r u p t T i m e r Y c o u n t s o u r c e s e l e c t i o n b i t f XI N ) f XC I N ) i n l o w s p e e d m o d e f XC I N ) O s c i l l a t i o n s t a b i l i z i n g t i m e s e t a f t e r S T P i n s t r u c t i o n r e l e a s e d b i t N o a u t o m a t i c s e t P o r t o u t p u t P 42/ P c l e a r f u n c t i o n s e l e c t i o n b i t O n l y s o f t w a r e c l e a r S o f t w a r e c l e a r a n d o u t p u t d a t a b u s b u f f e r r e a d i n g s y s t e m b u s s i d e b ( P C T L 1 : a d d r e s s 0 0 2 E1 ( P C T L 2 : a d d r e s s 0 0 2 F1 0 : A u t o m a t i c s e t “ 0 11 6” t o t i m e r 1 a n d “ F F1 6” t o p r e s c a l e r 1 2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS INTERRUPTS Interrupts occur by 16 sources among 21 sources: nine external, eleven internal, and one software. Interrupt Control Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software in- terrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are “1” and the in- terrupt disable flag is “0”. Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK in- struction interrupt. When several interrupts occur at the same time, the interrupts are received according to priority. Interrupt Operation By acceptance of an interrupt, the following operations are auto- matically performed: 1. The contents of the program counter and the processor status register are automatically pushed onto the stack. 2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared. 3. The interrupt jump destination address is read from the vector table into the program counter. Interrupt Source Selection Any of the following interrupt sources can be selected by the inter- rupt source selection register (address 0039 16). 1. INT0 or Input buffer full 2. INT1 or Output buffer empty 3. Serial I/O1 transmission or SCL SDA 4. CNTR0 or SCL SDA 5. Serial I/O2 or I2C 6. INT2 or I2C 7. CNTR1 or Key-on wake-up 8. A-D conversion or Key-on wake-up External Interrupt Pin Selection The occurrence sources of the external interrupt INT2, INT3, and INT4 can be selected from either input from INT20, INT30, INT40 pin, or input from INT21, INT31, INT41 pin by the INT2, INT3, INT4 interrupt switch bit (bit 4 of address 002F16). n Notes When setting of the following register or bit is changed, the inter- rupt request bit may be set to “1.”

• Interrupt edge selection register (address 003A16)
• Interrupt source selection register (address 003916)
• INT2, INT3, INT4 interrupt switch bit of Port control register 2 (bit 4 of address 002F16) Accept the interrupt after clearing the interrupt request bit to “0” after interrupt is disabled and the above register or bit is set.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Interrupt Request Generating Conditions RemarksInterrupt Source Low FFFC 16 FFFA 16 FFF8 16 FFF6 16 FFF4 16 FFF2 16 FFF0 16 FFEE 16 FFEC 16 FFEA 16 FFE8 16 FFE6 16 FFE4 16 FFE2 16 FFE0 16 FFDE 16 FFDC 16 High FFFD 16 FFFB 16 FFF9 16 FFF7 16 FFF5 16 FFF3 16 FFF1 16 FFEF 16 FFED 16 FFEB 16 FFE9 16 FFE7 16 FFE5 16 FFE3 16 FFE1 16 FFDF 16 FFDD 16 Priority Table 6 Interrupt vector addresses and priority Notes 1: Vector addresses contain interrupt jump destination addresses. 2: Reset function in the same way as an interrupt with the highest priority. Vector Addresses (Note 1) Reset (Note 2) INT0 Input buffer full (IBF) INT1 Output buffer empty (OBE) Serial I/O1 reception Serial I/O1 transmission SCL , SDA Timer X Timer Y Timer 1 Timer 2 CNTR SCL , SDA CNTR 1 Key-on wake-up Serial I/O2 I2C INT2 I2C INT3 INT4 A-D converter Key-on wake-up BRK instruction At reset At detection of either rising or falling edge of INT0 input At input data bus buffer writing At detection of either rising or falling edge of INT1 input At output data bus buffer read- ing At completion of serial I/O1 data reception At completion of serial I/O1 transfer shift or when transmis- sion buffer is empty At detection of either rising or falling edge of S CL or SDA At timer X underflow At timer Y underflow At timer 1 underflow At timer 2 underflow At detection of either rising or falling edge of CNTR 0 input At detection of either rising or falling edge of SCL or SDA At detection of either rising or falling edge of CNTR 1 input At falling of port P3 (at input) in- put logical level AND At completion of serial I/O2 data transfer At completion of data transfer At detection of either rising or falling edge of INT2 input At completion of data transfer At detection of either rising or falling edge of INT3 input At detection of either rising or falling edge of INT4 input At completion of A-D conversion At falling of port P3 (at input) in- put logical level AND At BRK instruction execution Non-maskable External interrupt (active edge selectable) External interrupt (active edge selectable) Valid when serial I/O1 is selected Valid when serial I/O1 is selected External interrupt (active edge selectable) STP release timer underflow External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (falling valid) Valid when serial I/O2 is selected External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (falling valid) Non-maskable software interrupt

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 15 Interrupt control Fig. 16 Structure of interrupt-related registers (1) I n t e r r u p t d i s a b l e f l a g ( I ) I n t e r r u p t r e q u e s t I n t e r r u p t r e q u e s t b i t I n t e r r u p t e n a b l e b i t B R K i n s t r u c t i o n R e s e t I n t e r r u p t e d g e s e l e c t i o n r e g i s t e r I N T0 a c t i v e e d g e s e l e c t i o n b i t I N a c t i v e e d g e s e l e c t i o n b i t N o t u s e d r e t u r n s w h e n r e a d I N a c t i v e e d g e s e l e c t i o n b i t I N a c t i v e e d g e s e l e c t i o n b i t I N a c t i v e e d g e s e l e c t i o n b i t N o t u s e d r e t u r n s w h e n r e a d ( I N T E D G E : a d d r e s s 0 0 3 A1 I n t e r r u p t r e q u e s t r e g i s t e r 1 I N T0/ i n p u t b u f f e r f u l l i n t e r r u p t r e q u e s t b i t I N T1/ o u t p u t b u f f e r e m p t y i n t e r r u p t r e q u e s t b i t S e r i a l I O r e c e i v e i n t e r r u p t r e q u e s t b i t S e r i a l I O t r a n s m i t SC SD A i n t e r r u p t r e q u e s t b i t T i m e r X i n t e r r u p t r e q u e s t b i t T i m e r Y i n t e r r u p t r e q u e s t b i t T i m e r i n t e r r u p t r e q u e s t b i t T i m e r i n t e r r u p t r e q u e s t b i t I n t e r r u p t c o n t r o l r e g i s t e r 1 I N T0/ i n p u t b u f f e r f u l l i n t e r r u p t e n a b l e b i t I N T1/ o u t p u t b u f f e r e m p t y i n t e r r u p t e n a b l e b i t S e r i a l I O r e c e i v e i n t e r r u p t e n a b l e b i t S e r i a l I O t r a n s m i t SC SD A i n t e r r u p t e n a b l e b i t T i m e r X i n t e r r u p t e n a b l e b i t T i m e r Y i n t e r r u p t e n a b l e b i t T i m e r i n t e r r u p t e n a b l e b i t T i m e r i n t e r r u p t e n a b l e b i t 0 : N o i n t e r r u p t r e q u e s t i s s u e d I n t e r r u p t r e q u e s t i s s u e d ( I R E Q 1 : a d d r e s s 0 0 3 C 1 ( I C O N 1 : a d d r e s s 0 0 3 E1 I n t e r r u p t r e q u e s t r e g i s t e r 2 C N T R 0/ SC L, SD A i n t e r r u p t r e q u e s t b i t C N T R 1/ k e y o n w a k e u p i n t e r r u p t r e q u e s t b i t S e r i a l I O I2C i n t e r r u p t r e q u e s t b i t I N T2/ I2C i n t e r r u p t r e q u e s t b i t I N i n t e r r u p t r e q u e s t b i t I N i n t e r r u p t r e q u e s t b i t A D c o n v e r t e r k e y o n w a k e u p i n t e r r u p t r e q u e s t b i t N o t u s e d r e t u r n s w h e n r e a d ( I R E Q 2 : a d d r e s s 0 0 3 D 1 I n t e r r u p t c o n t r o l r e g i s t e r 2 C N T R 0/ SC L, SD A i n t e r r u p t e n a b l e b i t C N T R 1/ k e y o n w a k e u p i n t e r r u p t e n a b l e b i t S e r i a l I O I2C i n t e r r u p t e n a b l e b i t I N T2/ I2C i n t e r r u p t e n a b l e b i t I N i n t e r r u p t e n a b l e b i t I N i n t e r r u p t e n a b l e b i t A D c o n v e r t e r k e y o n w a k e u p i n t e r r u p t e n a b l e b i t N o t u s e d r e t u r n s w h e n r e a d D o n o t w r i t e t o t h i s b i t 0 : I n t e r r u p t s d i s a b l e d I n t e r r u p t s e n a b l e d ( I C O N 2 : a d d r e s s 0 0 3 F1 0 : F a l l i n g e d g e a c t i v e R i s i n g e d g e a c t i v e b 7 b 0 b 7 b 0 b 7 b 0 b 7 b 0 b 7 b 0

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 17 Structure of interrupt-related registers (2) b 7 b 0 I N T0/ i n p u t b u f f e r f u l l i n t e r r u p t s o u r c e s e l e c t i o n b i t I N T0 i n t e r r u p t I n p u t b u f f e r f u l l i n t e r r u p t I N T1/ o u t p u t b u f f e r e m p t y i n t e r r u p t s o u r c e s e l e c t i o n b i t I N T1 i n t e r r u p t O u t p u t b u f f e r e m p t y i n t e r r u p t S e r i a l I O t r a n s m i t SC SD A i n t e r r u p t s o u r c e s e l e c t i o n b i t S e r i a l I O t r a n s m i t i n t e r r u p t SC SD A i n t e r r u p t C N T R 0/ SC SD A i n t e r r u p t s o u r c e s e l e c t i o n b i t C N T R 0 i n t e r r u p t SC SD A i n t e r r u p t S e r i a l I O I2C i n t e r r u p t s o u r c e s e l e c t i o n b i t S e r i a l I O 2 i n t e r r u p t I2C i n t e r r u p t I N T2/ I2C i n t e r r u p t s o u r c e s e l e c t i o n b i t I N T2 i n t e r r u p t I2C i n t e r r u p t C N T R 1/ k e y o n w a k e u p i n t e r r u p t s o u r c e s e l e c t i o n b i t C N T R 1 i n t e r r u p t K e y o n w a k e u p i n t e r r u p t A D c o n v e r t e r k e y o n w a k e u p i n t e r r u p t s o u r c e s e l e c t i o n b i t A D c o n v e r t e r i n t e r r u p t K e y o n w a k e u p i n t e r r u p t I n t e r r u p t s o u r c e s e l e c t i o n r e g i s t e r ( D o n o t w r i t e “ 1 ” t o t h e s e b i t s s i m u l t a n e o u s l y . ) ( D o n o t w r i t e “ 1 ” t o t h e s e b i t s s i m u l t a n e o u s l y . ) ( D o n o t w r i t e “ 1 ” t o t h e s e b i t s s i m u l t a n e o u s l y . ) ( I N T S E L : a d d r e s s 0 0 3 91

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Key Input Interrupt (Key-on Wake Up) A Key input interrupt request is generated by applying “L” level to any pin of port P3 that have been set to input mode. In other words, it is generated when AND of input level goes from “1” to “0”. An example of using a key input interrupt is shown in Figure 18, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports 0–P3 3. Fig. 18 Connection example when using key input interrupt and port P3 block diagram [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ P o r t P 3 0 l a t c h P o r t P 30 d i r e c t i o n r e g i s t e r P o r t P 3 1 l a t c h P o r t P 31 d i r e c t i o n r e g i s t e r P o r t P 3 2 l a t c h P o r t P 32 d i r e c t i o n r e g i s t e r P o r t P 3 3 l a t c h P o r t P 33 d i r e c t i o n r e g i s t e r P o r t P 3 4 l a t c h P o r t P 34 d i r e c t i o n r e g i s t e r P o r t P 3 5 l a t c h P o r t P 35 d i r e c t i o n r e g i s t e r P o r t P 3 6 l a t c h P o r t P 36 d i r e c t i o n r e g i s t e r P o r t P 3 7 l a t c h P o r t P 37 d i r e c t i o n r e g i s t e r P 30 i n p u t P 31 i n p u t P 32 i n p u t P 33 i n p u t P 34 o u t p u t P 35 o u t p u t P 36 o u t p u t P 37 o u t p u t P o r t c o n t r o l r e g i s t e r 1 B i t P o r t P 3 I n p u t r e a d i n g c i r c u i t C o m p a r a t o r c i r c u i t P o r t P X x L l e v e l o u t p u t P c h a n n e l t r a n s i s t o r f o r p u l l u p C M O S o u t p u t b u f f e r K e y i n p u t i n t e r r u p t r e q u e s t P o r t c o n t r o l r e g i s t e r 1 B i t

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS TIMERS The 3886 group has four timers: timer X, timer Y, timer 1, and timer 2. The division ratio of each timer or prescaler is given by 1/(n + 1), where n is the value in the corresponding timer or prescaler latch. All timers are count down. When the timer reaches “00 16”, an un- derflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to “1”. Timer 1 and Timer 2 The count source of prescaler 12 is the oscillation frequency di- vided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit. Timer X and Timer Y Timer X and Timer Y can each select in one of four operating modes by setting the timer XY mode register. (1) Timer Mode The timer counts f(XIN)/16. (2) Pulse Output Mode Timer X (or timer Y) counts f(XIN)/16. Whenever the contents of the timer reach “0016”, the signal output from the CNTR0 (or CNTR 1) pin is inverted. If the CNTR0 (or CNTR1) active edge se- lection bit is “0”, output begins at “ H”. If it is “1”, output starts at “L”. When using a timer in this mode, set the corresponding port P54 ( or port P55) direction register to out- put mode. (3) Event Counter Mode Operation in event counter mode is the same as in timer mode, except that the timer counts signals input through the CNTR0 or CNTR 1 pin. When the CNTR 0 (or CNTR1) active edge selection bit is “0”, the rising edge of the CNTR0 (or CNTR1) pin is counted. When the CNTR0 (or CNTR1) active edge selection bit is “1”, the falling edge of the CNTR0 (or CNTR1) pin is counted. (4) Pulse Width Measurement Mode If the CNTR0 (or CNTR1) active edge selection bit is “0”, the timer counts f(XIN)/16 while the CNTR0 (or CNTR1) pin is at “H”. If the CNTR 0 (or CNTR1) active edge selection bit is “1”, the timer counts while the CNTR0 (or CNTR1) pin is at “L”. The count can be stopped by setting “1” to the timer X (or timer Y) count stop bit in any mode. The corresponding interrupt request bit is set each time a timer overflows. The count source for timer Y in the timer mode or the pulse output mode can be selected from either f(X IN)/16 or f(XCIN) by the timer Y count source selection bit of the port control register 2 (bit 5 of address 002F 16). Fig. 19 Structure of timer XY mode register T i m e r X c o u n t s t o p b i t C o u n t s t a r t C o u n t s t o p T i m e r X Y m o d e r e g i s t e r T M a d d r e s s T i m e r Y o p e r a t i n g m o d e b i t T i m e r m o d e P u l s e o u t p u t m o d e E v e n t c o u n t e r m o d e P u l s e w i d t h m e a s u r e m e n t m o d e C N T R 1 a c t i v e e d g e s e l e c t i o n b i t I n t e r r u p t a t f a l l i n g e d g e C o u n t a t r i s i n g e d g e i n e v e n t c o u n t e r m o d e I n t e r r u p t a t r i s i n g e d g e C o u n t a t f a l l i n g e d g e i n e v e n t c o u n t e r m o d e b 7 C N T R 0 a c t i v e e d g e s e l e c t i o n b i t I n t e r r u p t a t f a l l i n g e d g e C o u n t a t r i s i n g e d g e i n e v e n t c o u n t e r m o d e I n t e r r u p t a t r i s i n g e d g e C o u n t a t f a l l i n g e d g e i n e v e n t c o u n t e r m o d e b 0 T i m e r X o p e r a t i n g m o d e b i t T i m e r m o d e P u l s e o u t p u t m o d e E v e n t c o u n t e r m o d e P u l s e w i d t h m e a s u r e m e n t m o d e b 1 b 0 b 5 b 4 T i m e r Y c o u n t s t o p b i t C o u n t s t a r t C o u n t s t o p

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 20 Block diagram of timer X, timer Y, timer 1, and timer 2 Q Q “ 1 ” “ 0 ” P 54/ C N T R 0 Q Q P 55/ C N T R 1 1 / 1 6f ( XI N ) “ 0 ” “ 1 ” R R “ 1 ” “ 0 ” “ 0 ” “ 1 ” T T P r e s c a l e r X l a t c h ( 8 ) P r e s c a l e r X ( 8 ) T i m e r X l a t c h ( 8 ) T i m e r X ( 8 ) T o t i m e r X i n t e r r u p t r e q u e s t b i t T o g g l e f l i p - f l o p T i m e r X c o u n t s t o p b i t P u l s e w i d t h m e a s u r e m e n t m o d e E v e n t c o u n t e r m o d e T o C N T R 0 i n t e r r u p t r e q u e s t b i t P u l s e o u t p u t m o d e P o r t P 54 l a t c hP o r t P 54 d i r e c t i o n r e g i s t e r C N T R 0 a c t i v e e d g e s e l e c t i o n b i t T i m e r X l a t c h w r i t e p u l s e P u l s e o u t p u t m o d e T i m e r m o d e P u l s e o u t p u t m o d e P r e s c a l e r Y l a t c h ( 8 ) P r e s c a l e r Y ( 8 ) T i m e r Y l a t c h ( 8 ) T i m e r Y ( 8 ) T o t i m e r Y i n t e r r u p t r e q u e s t b i t T o g g l e f l i p - f l o p T i m e r Y c o u n t s t o p b i t T o C N T R 1 i n t e r r u p t r e q u e s t b i t P u l s e o u t p u t m o d e P o r t P 5 5 l a t c hP o r t P 55 d i r e c t i o n r e g i s t e r C N T R 1 a c t i v e e d g e s e l e c t i o n b i t T i m e r Y l a t c h w r i t e p u l s e P u l s e o u t p u t m o d e T i m e r m o d e P u l s e o u t p u t m o d e D a t a b u s D a t a b u s D i v i d e rO s c i l l a t o r P r e s c a l e r 1 2 l a t c h ( 8 ) P r e s c a l e r 1 2 ( 8 ) T i m e r 1 l a t c h ( 8 ) T i m e r 1 ( 8 ) D a t a b u s T i m e r 2 l a t c h ( 8 ) T i m e r 2 ( 8 ) T o t i m e r 2 i n t e r r u p t r e q u e s t b i t T o t i m e r 1 i n t e r r u p t r e q u e s t b i t C N T R 0 a c t i v e e d g e s e l e c t i o n b i t C N T R 1 a c t i v e e d g e s e l e c t i o n b i t P u l s e w i d t h m e a s u r e m e n t m o d e E v e n t c o u n t e r m o d e 1 / 1 6f ( XI N ) D i v i d e rO s c i l l a t o r 1 / 1 6f ( XI N ) D i v i d e rO s c i l l a t o r f ( XC I N ) O s c i l l a t o r “ 0 ” “ 1 ” T i m e r Y c o u n t s o u r c e s e l e c t i o n b i t ( f ( XC I N ) i n l o w - s p e e d m o d e ) ( f ( XC I N ) i n l o w - s p e e d m o d e ) ( f ( XC I N ) i n l o w - s p e e d m o d e )

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS SERIAL I/O Serial I/O1 Serial I/O1 can be used as either clock synchronous or asynchro- nous (UART) serial I/O. A dedicated timer is also provided for baud rate generation. (1) Clock Synchronous Serial I/O Mode Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A 16) to “1”. For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB. Fig. 21 Block diagram of clock synchronous serial I/O1 Fig. 22 Operation of clock synchronous serial I/O1 function F / F P 46/ SC L K 1/ O B F1 S e r i a l I / O 1 s t a t u s r e g i s t e r S e r i a l I / O 1 c o n t r o l r e g i s t e r P 4 7/ SR D Y 1/ S1 P 44/ R XD P 45/ TXD f ( XI N ) R e c e i v e b u f f e r r e g i s t e r A d d r e s s 0 0 1 81 R e c e i v e s h i f t r e g i s t e r R e c e i v e b u f f e r f u l l f l a g ( R B F ) R e c e i v e i n t e r r u p t r e q u e s t ( R I ) C l o c k c o n t r o l c i r c u i tS h i f t c l o c k S e r i a l I / O 1 s y n c h r o n o u s c l o c k s e l e c t i o n b i t F r e q u e n c y d i v i s i o n r a t i o n B a u d r a t e g e n e r a t o r A d d r e s s 0 0 1 C 1 B R G c o u n t s o u r c e s e l e c t i o n b i t C l o c k c o n t r o l c i r c u i tF a l l i n g - e d g e d e t e c t o r T r a n s m i t b u f f e r r e g i s t e r D a t a b u s A d d r e s s 0 0 1 81 S h i f t c l o c k T r a n s m i t s h i f t c o m p l e t i o n f l a g ( T S C ) T r a n s m i t b u f f e r e m p t y f l a g ( T B E ) T r a n s m i t i n t e r r u p t r e q u e s t ( T I ) T r a n s m i t i n t e r r u p t s o u r c e s e l e c t i o n b i t A d d r e s s 0 0 1 91 D a t a b u s A d d r e s s 0 0 1 A1 T r a n s m i t s h i f t r e g i s t e r ( f ( XC I N ) i n l o w - s p e e d m o d e ) D 7 D 7 D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 0 D 1 D 2 D 3 D 4 D 5 D 6 R B F = 1 T S C 1T B E = 0 T B E = 1 T S C T r a n s f e r s h i f t c l o c k t o o f t h e i n t e r n a l c l o c k o r a n e x t e r n a l c l o c k S e r i a l o u t p u t T x D S e r i a l i n p u t R x D W r i t e p u l s e t o r e c e i v e / t r a n s m i t b u f f e r r e g i s t e r a d d r e s s O v e r r u n e r r o r ( O E ) d e t e c t i o n N o t e s 1 A s t h e t r a n s m i t i n t e r r u p t T I w h i c h c a n b e s e l e c t e d e i t h e r w h e n t h e t r a n s m i t b u f f e r h a s e m p t i e d T B E o r a f t e r t h e t r a n s m i t s h i f t o p e r a t i o n h a s e n d e d T S C b y s e t t i n g t h e t r a n s m i t i n t e r r u p t s o u r c e s e l e c t i o n b i t T I C o f t h e s e r i a l I O c o n t r o l r e g i s t e r I f d a t a i s w r i t t e n t o t h e t r a n s m i t b u f f e r r e g i s t e r w h e n T S C t h e t r a n s m i t c l o c k i s g e n e r a t e d c o n t i n u o u s l y a n d s e r i a l d a t a i s o u t p u t c o n t i n u o u s l y f r o m t h e T x D p i n T h e r e c e i v e i n t e r r u p t R I i s s e t w h e n t h e r e c e i v e b u f f e r f u l l f l a g R B F b e c o m e s R e c e i v e e n a b l e s i g n a l SR D Y

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS (2) Asynchronous Serial I/O (UART) Mode Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to “0”. Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift reg- ister cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register. The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received. Fig. 23 Block diagram of UART serial I/O1 f ( XI N ) O E P EF E 1 / 1 6 1 / 1 6 D a t a b u s R e c e i v e b u f f e r r e g i s t e r A d d r e s s 0 0 1 81 R e c e i v e s h i f t r e g i s t e r R e c e i v e b u f f e r f u l l f l a g ( R B F ) R e c e i v e i n t e r r u p t r e q u e s t ( R I ) B a u d r a t e g e n e r a t o r F r e q u e n c y d i v i s i o n r a t i o 1 / ( n + 1 ) A d d r e s s 0 0 1 C S T / S P / P A g e n e r a t o r T r a n s m i t b u f f e r r e g i s t e r D a t a b u s T r a n s m i t s h i f t r e g i s t e r A d d r e s s T r a n s m i t s h i f t c o m p l e t i o n f l a g ( T S C ) T r a n s m i t b u f f e r e m p t y f l a g ( T B E ) T r a n s m i t i n t e r r u p t r e q u e s t ( T I ) A d d r e s s 0 S T d e t e c t o r S P d e t e c t o r U A R T c o n t r o l r e g i s t e r A d d r e s s 0 0 1 B1 C h a r a c t e r l e n g t h s e l e c t i o n b i t A d d r e s s 0 0 1 A1 B R G c o u n t s o u r c e s e l e c t i o n b i t T r a n s m i t i n t e r r u p t s o u r c e s e l e c t i o n b i t S e r i a l I / O 1 s y n c h r o n o u s c l o c k s e l e c t i o n b i t C l o c k c o n t r o l c i r c u i t C h a r a c t e r l e n g t h s e l e c t i o n b i t 7 b i t s 8 b i t s S e r i a l I / O 1 c o n t r o l r e g i s t e r P 46/ SC L K 1/ O B F1 S e r i a l I / O 1 s t a t u s r e g i s t e r P 44/ R XD P 45/ TXD ( f ( XC I N ) i n l o w - s p e e d m o d e )

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 24 Operation of UART serial I/O1 function [Serial I/O1 Control Register (SIO1CON)] 001A 16 The serial I/O1 control register consists of eight control bits for the serial I/O function. [UART Control Register (UARTCON)] 001B16 The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is al- ways valid and sets the output structure of the P4 5/TXD pin. [Serial I/O1 Status Register (SIO1STS)] 001916 The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors. Three of the flags (bits 4 to 6) are valid only in UART mode. The receive buffer full flag (bit 1) is cleared to “0” when the receive buffer register is read. If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer reg- ister, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing “0” to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O control register) also clears all the status flags, including the error flags. Bits 0 to 6 of the serial I/O1 status register are initialized to “0” at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to “1”, the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become “1”. [Transmit Buffer Register/Receive Buffer Register (TB/RB)] 001816 The transmit buffer register and the receive buffer register are lo- cated at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is “0”. [Baud Rate Generator (BRG)] 001C16 The baud rate generator determines the baud rate for serial trans- fer. The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate genera- tor. T S C = 0 T B E R B F = 0 T B E = 0T B E = 0 R B F = 1 R B F = 1 S TD 0 D 1 S P D 0 D 1S T S P T B E = 1 T S C = 1 S TD 0 D 1 S P D 0 D 1S T S P T r a n s m i t o r r e c e i v e c l o c k T r a n s m i t b u f f e r w r i t e s i g n a l G e n e r a t e d a t 2 n d b i t i n 2 - s t o p - b i t m o d e 1 s t a r t b i t o r d a t a b i t o r p a r i t y b i t o r s t o p b i t s 1 : E r r o r f l a g d e t e c t i o n o c c u r s a t t h e s a m e t i m e t h a t t h e R B F f l a g b e c o m e s “ 1 ” ( a t 1 s t s t o p b i t , d u r i n g r e c e p t i o n ) . A s t h e t r a n s m i t i n t e r r u p t T I w h e n e i t h e r t h e T B E o r T S C f l a g b e c o m e s c a n b e s e l e c t e d t o o c c u r d e p e n d i n g o n t h e s e t t i n g o f t h e t r a n s m i t i n t e r r u p t s o u r c e s e l e c t i o n b i t T I C o f t h e s e r i a l I O c o n t r o l r e g i s t e r T h e r e c e i v e i n t e r r u p t R I i s s e t w h e n t h e R B F f l a g b e c o m e s A f t e r d a t a i s w r i t t e n t o t h e t r a n s m i t b u f f e r w h e n T S C t o c y c l e s o f t h e d a t a s h i f t c y c l e i s n e c e s s a r y u n t i l c h a n g i n g t o T S C N o t e s S e r i a l o u t p u t TXD S e r i a l i n p u t R XD R e c e i v e b u f f e r r e a d s i g n a l

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 25 Structure of serial I/O1 control registers b 7b 7 T r a n s m i t b u f f e r e m p t y f l a g ( T B E ) B u f f e r f u l l B u f f e r e m p t y R e c e i v e b u f f e r f u l l f l a g R B F B u f f e r e m p t y B u f f e r f u l l T r a n s m i t s h i f t c o m p l e t i o n f l a g T S C T r a n s m i t s h i f t i n p r o g r e s s T r a n s m i t s h i f t c o m p l e t e d O v e r r u n e r r o r f l a g O E N o e r r o r O v e r r u n e r r o r P a r i t y e r r o r f l a g P E N o e r r o r P a r i t y e r r o r F r a m i n g e r r o r f l a g F E N o e r r o r F r a m i n g e r r o r S u m m i n g e r r o r f l a g S E O E U P E U F E O E U P E U F E N o t u s e d r e t u r n s w h e n r e a d S e r i a l I / O 1 s t a t u s r e g i s t e r S e r i a l I / O 1 c o n t r o l r e g i s t e r b 0 b 0 B R G c o u n t s o u r c e s e l e c t i o n b i t ( C S S ) f XI N ) f XC I N ) i n l o w s p e e d m o d e f XI N ) f XC I N ) i n l o w s p e e d m o d e S e r i a l I O s y n c h r o n o u s c l o c k s e l e c t i o n b i t S C S B R G o u t p u t d i v i d e d b y w h e n c l o c k s y n c h r o n o u s s e r i a l I O i s s e l e c t e d B R G o u t p u t d i v i d e d b y w h e n U A R T i s s e l e c t e d E x t e r n a l c l o c k i n p u t w h e n c l o c k s y n c h r o n o u s s e r i a l I O i s s e l e c t e d e x t e r n a l c l o c k i n p u t d i v i d e d b y w h e n U A R T i s s e l e c t e d SR D Y o u t p u t e n a b l e b i t S R D Y P p i n o p e r a t e s a s o r d i n a r y I O p i n P p i n o p e r a t e s a s SR D Y o u t p u t p i n T r a n s m i t i n t e r r u p t s o u r c e s e l e c t i o n b i t T I C I n t e r r u p t w h e n t r a n s m i t b u f f e r h a s e m p t i e d I n t e r r u p t w h e n t r a n s m i t s h i f t o p e r a t i o n i s c o m p l e t e d T r a n s m i t e n a b l e b i t T E T r a n s m i t d i s a b l e d T r a n s m i t e n a b l e d R e c e i v e e n a b l e b i t R E R e c e i v e d i s a b l e d R e c e i v e e n a b l e d S e r i a l I O m o d e s e l e c t i o n b i t S I O M C l o c k a s y n c h r o n o u s U A R T s e r i a l I O C l o c k s y n c h r o n o u s s e r i a l I O S e r i a l I O e n a b l e b i t S I O E S e r i a l I O d i s a b l e d p i n s P t o P o p e r a t e a s o r d i n a r y I O p i n s S e r i a l I O e n a b l e d p i n s P t o P o p e r a t e a s s e r i a l I O p i n s b 7 U A R T c o n t r o l r e g i s t e r C h a r a c t e r l e n g t h s e l e c t i o n b i t ( C H A S ) b i t s b i t s P a r i t y e n a b l e b i t P A R E P a r i t y c h e c k i n g d i s a b l e d P a r i t y c h e c k i n g e n a b l e d P a r i t y s e l e c t i o n b i t P A R S E v e n p a r i t y O d d p a r i t y S t o p b i t l e n g t h s e l e c t i o n b i t S T P S s t o p b i t s t o p b i t s P 45/ TXD P c h a n n e l o u t p u t d i s a b l e b i t P O F F C M O S o u t p u t i n o u t p u t m o d e N c h a n n e l o p e n d r a i n o u t p u t i n o u t p u t m o d e N o t u s e d r e t u r n w h e n r e a d b 0 ( S I O 1 S T S : a d d r e s s 0 0 1 91 6) ( S I O 1 C O N : a d d r e s s 0 0 1 A1 ( U A R T C O N : a d d r e s s 0 0 1 B1

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Serial I/O2 The serial I/O2 function can be used only for clock synchronous serial I/O. For clock synchronous serial I/O the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register. [Serial I/O2 Control Register (SIO2CON)] 001D 16 The serial I/O2 control register contains seven bits which control various serial I/O functions. Fig. 26 Structure of serial I/O2 control register Fig. 27 Block diagram of serial I/O2 function S e r i a l I / O 2 c o n t r o l r e g i s t e r S I O C O N a d d r e s s D 1 b 7 I n t e r n a l s y n c h r o n o u s c l o c k s e l e c t i o n b i t s f XI N ) f XC I N ) i n l o w s p e e d m o d e f XI N ) f XC I N ) i n l o w s p e e d m o d e f XI N ) f XC I N ) i n l o w s p e e d m o d e f XI N ) f XC I N ) i n l o w s p e e d m o d e f XI N ) f XC I N ) i n l o w s p e e d m o d e f XI N ) f XC I N ) i n l o w s p e e d m o d e S e r i a l I O p o r t s e l e c t i o n b i t I O p o r t SO U T SC L K s i g n a l o u t p u t SR D Y o u t p u t e n a b l e b i t I O p o r t SR D Y s i g n a l o u t p u t T r a n s f e r d i r e c t i o n s e l e c t i o n b i t L S B f i r s t M S B f i r s t S e r i a l I O s y n c h r o n o u s c l o c k s e l e c t i o n b i t E x t e r n a l c l o c k I n t e r n a l c l o c k C o m p a r a t o r r e f e r e n c e i n p u t s e l e c t i o n b i t P 00/ P E F i n p u t R e f e r e n c e i n p u t f i x e d b 0 b 2 b 1 b 0 XI N “ 1 ” “ 0 ” “ 0 ” “ 1 ” “ 0 ” “ 1 ” SR D Y SC L K “ 0 ” “ 1 ” 1 / 1 6 1 / 3 2 1 / 6 4 1 / 1 2 8 1 / 2 5 6 XC I N “ 1 0 ” “ 0 0 ” D a t a b u s S e r i a l I / O 2 i n t e r r u p t r e q u e s t S e r i a l I / O 2 p o r t s e l e c t i o n b i t S e r i a l I / O c o u n t e r 2 ( 3 ) S e r i a l I / O 2 r e g i s t e r ( 8 ) S y n c h r o n i z a t i o n c i r c u i t S e r i a l I / O 2 p o r t s e l e c t i o n b i t S e r i a l I / O 2 s y n c h r o n o u s c l o c k s e l e c t i o n b i t SR D Y o u t p u t e n a b l e b i t E x t e r n a l c l o c k I n t e r n a l s y n c h r o n o u s c l o c k s e l e c t i o n b i t s D i v i d e r P 72/ SC L K P 71/ SO U T P 70/ SI N P 72 l a t c h P 71 l a t c h P 73 l a t c h P 73/ SR D Y I N M a i n c l o c k d i v i d e r a t i o s e l e c t i o n b i t s N o t e N o t e : T h e s e b i t s s e l e c t a n y o f t h e h i g h s p e e d m o d e t h e m i d d l e s p e e d m o d e a n d t h e l o w s p e e d m o d e T h e s e a r e a s s i g n e d t o b i t s 7 a n d 6 o f t h e C P U m o d e r e g i s t e r ( a d d r e s s 0 0 3 B1 6) .

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 28 Timing of serial I/O2 function D 7D 0 D 1 D 2 D 3 D 4 D 5 D 6 T r a n s f e r c l o c k ( N o t e 1 ) S e r i a l I / O 2 o u t p u t SO U T S e r i a l I / O 2 i n p u t SI N R e c e i v e e n a b l e s i g n a l SR D Y S e r i a l I / O 2 r e g i s t e r w r i t e s i g n a l ( N o t e 2 ) S e r i a l I / O 2 i n t e r r u p t r e q u e s t b i t s e t 1 : W h e n t h e i n t e r n a l c l o c k i s s e l e c t e d a s t h e t r a n s f e r c l o c k , t h e d i v i d e r a t i o c a n b e s e l e c t e d b y s e t t i n g b i t s 0 t o 2 o f t h e s e r i a l I O c o n t r o l r e g i s t e r W h e n t h e i n t e r n a l c l o c k i s s e l e c t e d a s t h e t r a n s f e r c l o c k t h e SO U T p i n g o e s t o h i g h i m p e d a n c e a f t e r t r a n s f e r c o m p l e t i o n N o t e s

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT The 3886 group has two PWM output circuits, PWM0 and PWM1, with 14-bit resolution respectively. These can operate indepen- dently. When the oscillation frequency XIN is 10 MHz, the minimum resolution bit width is 200 ns and the cycle period is 3276.8 µs. The PWM timing generator supplies a PWM control signal based on a signal that is the frequency of the X IN clock. Fig. 29 PWM block diagram (PWM0) The following explanation assumes f(XIN) = 8 MHz. 1 4 P W M 0 e n a b l e b i t P 30 l a t c h P 30/ P W M 0 P W M 0 L r e g i s t e r ( a d d r e s s 0 0 3 11 P W M 0 H r e g i s t e r a d d r e s s b i t 7 b i t 0b i t 5 M S B L S B P W M 0 b i t 7 b i t 0 P W M 0 t i m i n g g e n e r a t o r ( 6 4 ms p e r i o d ) ( 4 0 9 6 ms p e r i o d ) P W M 0 l a t c h ( 1 4 b i t s ) S e t t o “ 1 ” a t w r i t e D a t a B u s f ( XI N ) M H z 1 4 - b i t P W M 0 c i r c u i t P 56 d i r e c t i o n r e g i s t e r P W M 0 e n a b l e b i t P W M 0 e n a b l e b i t P 56 l a t c h P 56/ D A1/ P W M 0 P W M 0 o u t p u t s e l e c t i o n b i t P 30 d i r e c t i o n r e g i s t e r ( 4 M H z ) P W M 0 e n a b l e b i t P W M 0 o u t p u t s e l e c t i o n b i t

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Data Setup (PWM0) The PWM0 output pin also functions as port P30 or P56. The PWM0 output pin is selected from either P3 0/PWM 00 or P5 6/PWM 01 by bit 4 of the AD/DA control register (address 003416). The PWM0 output becomes enabled state by setting bit 6 of the port control register 1 (address 002E 16). The high-order eight bits of output data are set in the PWM0H register (address 003016) and the low-order six bits are set in the PWM0L register (address 003116). PWM1 is set as the same way. PWM Operation The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch. The high-order eight bits of data determine how long an “H”-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is 256 5 τ (64 µs) long. The signal is “H” for a length equal to N times τ, where τ is the mini- mum resolution (250 ns). “H” or “L” of the bit in the ADD part shown in Figure 30 is added to this “H” duration by the contents of the low-order 6-bit data accord- ing to the rule in Table 7. That is, only in the sub-period tm shown by Table 7 in the PWM cycle period T = 64t, its “H” duration is lengthened to the minimum resolution τ added to the length of other periods. For example, if the high-order eight bits of the 14-bit data are 03 and the low-order six bits are 0516, the length of the “H”-level out- put in sub-periods t8, t24, t32, t40, and t56 is 4 τ, and its length is 3 τ in all other sub-periods. Time at the “H” level of each sub-period almost becomes equal, because the time becomes length set in the high-order 8 bits or becomes the value plus τ, and this sub-period t (= 64 µs, approxi- mate 15.6 kHz) becomes cycle period approximately. Transfer From Register to Latch Data written to the PWML register is transferred to the PWM latch at each PWM period (every 4096 µs), and data written to the PWMH register is transferred to the PWM latch at each sub-period (every 64 µs). The signal which is output to the PWM output pin is corresponding to the contents of this latch. When the PWML regis- ter is read, the latch contents are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is “0” and it is not done when bit 7 is “1.” Table 7 Relationship between low-order 6 bits of data and period set by the ADD bit Low-order 6 bits of data (PWML) LSB 000000 000001 000010 000100 001000 010000 100000 Sub-periods tm Lengthened (m=0 to 63) None m=32 m=16, 48 m=8, 24, 40, 56 Fig. 30 PWM timing ms ms 6 ms 6 ms 6 ms 6 ms m = 0 m = 7m = 9m = 6 3m = 8 ms 1 ms 1 ms 1 ms 1 ms 1 ms 1 ms P u l s e w i d t h m o d u l a t i o n r e g i s t e r H P u l s e w i d t h m o d u l a t i o n r e g i s t e r L S u b p e r i o d s w h e r e H p u l s e w i d t h i s ms S u b p e r i o d s w h e r e H p u l s e w i d t h i s ms : 0 0 1 1 1 1 1 1 m = 8 , 2 4 , 3 2 , 4 0 , 5 6 m a l l o t h e r v a l u e s

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 31 14-bit PWM timing (PWM0)

6 A 6 A6 A6 A6 A6 B6 A6 A6 A6 A6 A6 A6 A6 A6 B6 B6 B6 B6 B6 B6 B6 B6 B6 B6 B6 B6 B

5 5 5 5 5 5 5 5 5 5 5 5 5 5 6 A 6 A 6 B 6 B 6 B 6 A 6 B 6 B 6 B 6 A 6 B 6 B 6 B 6 A6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A 6 A 4 3 4 4 3 4 4 3 4

6 B 6 A 6 9 6 8 6 7 0 2 0 1 6 A 6 9 6 8 6 7 0 2 0 1

0 2 0 1 0 0 F F F E F D 9 7 9 6 9 5 0 2 0 1 0 0F C F F F E F D 9 7 9 6 9 5F C A D D A D D 1 6 5 31 6 1 A 9 31 6 1 A A 41 6 1 A A 41 6 1 E E 41 6 1 E F 51 T = 4 0 9 6 ms ms t = 6 4 ms W h e n b i t 7 o f P W M 0 L i s 0 , t r a n s f e r f r o m r e g i s t e r t o l a t c h i s d i s a b l e d 1 31

6 A 41

6 s t o r e d a t a d d r e s s 0 0 3 11 D a t a 6 A1 6 s t o r e d a t a d d r e s s 0 0 3 01

6 D a t a 7 B1

6 s t o r e d a t a d d r e s s 0 0 3 01 D a t a 3 51 6 s t o r e d a t a d d r e s s 0 0 3 11 T r a n s f e r f r o m r e g i s t e r t o l a t c h T r a n s f e r f r o m r e g i s t e r t o l a t c h B i t 7 c l e a r e d a f t e r t r a n s f e r 6 B1 3 6 t i m e s 6 A1 2 8 t i m e s ( 1 0 7 ) ( 1 0 6 ) 6 B1 2 4 t i m e s 6 A1 4 0 t i m e s t = 6 4 ms ms M i n i m u m r e s o l u t i o n b i t w i d t h t = 0 . 2 5 ms H d u r a t i o n l e n g t h s p e c i f i e d b y P W M 0 H 2 5 6 t ( 6 4 ms ) , f i x e d T h e A D D p o r t i o n s w i t h a d d i t i o n a l t a r e d e t e r m i n e d b y P W M L P W M 0 H r e g i s t e r P W M 0 L r e g i s t e r P W M 0 l a t c h b i t s E x a m p l e 1 P W M 0 o u t p u t l o w o r d e r b i t o u t p u t H L E x a m p l e 2 P W M 0 o u t p u t l o w - o r d e r b i t o u t p u t H L P W M o u t p u t 8 - b i t c o u n t e r B 51

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS BUS INTERFACE The 3886 group has a 2-byte bus interface function which is al- most functionally equal to MELPS8-41 series and the control signal from the host CPU side can operate it (slave mode). It is possible to connect the 3886 group with the RD and WR separated CPU bus directly. Figure 34 shows the block diagram of the bus interface function. The data bus buffer function I/O pins (P4 2, P43, P46, P47, P50– P53, P8) also function as the normal digital port I/O pins. When bit 0 (data bus buffer enable bit) of the data bus buffer control regis- ter (address 002A 16) is “0,” these pins become the normal digital port I/O pins. When it is “1,” these bits become the data bus buffer function I/O pins. The selection of either the single data bus buffer mode, which uses 1 byte: data bus buffer 0 only, or the double data bus buffer mode, which uses 2 bytes: data bus buffer 0 and data bus buffer 1, is performed by bit 1 (data bus buffer function selection bit) of the data bus buffer control register (address 002A 16). Port P47 be- comes S1 input in the double data bus buffer mode. When data is written from the host CPU side, an input buffer full interrupt oc- curs. When data is read from the host CPU, an output buffer empty interrupt occurs. This microcomputer shares two input buffer full interrupt requests and two output buffer empty interrupt requests as shown in Figure 32, respectively. Fig. 32 Interrupt request circuit of data bus buffer I n p u t b u f f e r f u l l f l a g I B I n p u t b u f f e r f u l l f l a g I B R i s i n g e d g e d e t e c t i o n c i r c u i t O n e - s h o t p u l s e g e n e r a t i n g c i r c u i t O n e - s h o t p u l s e g e n e r a t i n g c i r c u i t I n p u t b u f f e r f u l l i n t e r r u p t r e q u e s t s i g n a l I B F O u t p u t b u f f e r f u l l f l a g O B O u t p u t b u f f e r f u l l f l a g O B O n e - s h o t p u l s e g e n e r a t i n g c i r c u i t O n e - s h o t p u l s e g e n e r a t i n g c i r c u i t O u t p u t b u f f e r e m p t y i n t e r r u p t r e q u e s t s i g n a l O B E I n t e r r u p t r e q u e s t i s s e t a t t h i s r i s i n g e d g e I n t e r r u p t r e q u e s t i s s e t a t t h i s r i s i n g e d g e I B F0 I B F1 I B F O B F0 B O B F1 B O B E O B E0 O B E1 R i s i n g e d g e d e t e c t i o n c i r c u i t R i s i n g e d g e d e t e c t i o n c i r c u i t R i s i n g e d g e d e t e c t i o n c i r c u i t

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 33 Structure of bus interface related register D a t a b u s b u f f e r c o n t r o l r e g i s t e r b 0b 7 D a t a b u s b u f f e r e n a b l e b i t P 50– P 53, P I O p o r t D a t a b u s b u f f e r e n a b l e d D a t a b u s b u f f e r f u n c t i o n s e l e c t i o n b i t S i n g l e d a t a b u s b u f f e r m o d e P f u n c t i o n s a s I O p o r t D o u b l e d a t a b u s b u f f e r m o d e P f u n c t i o n s i n p u t O B o u t p u t s e l e c t i o n b i t O B v a l i d O B v a l i d O B o u t p u t e n a b l e b i t P f u n c t i o n s a s p o r t I O p i n P f u n c t i o n s a s O B o u t p u t p i n O B o u t p u t e n a b l e b i t P f u n c t i o n s a s p o r t I O p i n P f u n c t i o n s a s O B o u t p u t p i n O B o u t p u t e n a b l e b i t P f u n c t i o n s a s p o r t I O p i n P f u n c t i o n s a s O B o u t p u t p i n I n p u t l e v e l s e l e c t i o n b i t C M O S l e v e l i n p u t T T L l e v e l i n p u t R e s e r v e d D o n o t w r i t e t o t h i s b i t D a t a b u s b u f f e r s t a t u s r e g i s t e r 1 O u t p u t b u f f e r f u l l f l a g 1 ( O B F1) I n p u t b u f f e r f u l l f l a g 1 ( I B F1) U s e r d e f i n a b l e f l a g ( U 1 A 01 f l a g ( A 01) U s e r d e f i n a b l e f l a g ( U 1 4– U 1 T h i s f l a g c a n b e d e f i n e d b y u s e r f r e e l y T h i s f l a g c a n b e d e f i n e d b y u s e r f r e e l y . T h i s f l a g i n d i c a t e s t h e c o n d i t i o n o f A 01 s t a t u s w h e n t h e I B f l a g i s s e t 0 : B u f f e r e m p t y 1 : B u f f e r f u l l 0 : B u f f e r e m p t y 1 : B u f f e r f u l l D a t a b u s b u f f e r s t a t u s r e g i s t e r O u t p u t b u f f e r f u l l f l a g 0 ( O B F0) I n p u t b u f f e r f u l l f l a g 0 ( I B F0) U s e r d e f i n a b l e f l a g ( U 0 A 00 f l a g ( A 00) T h i s f l a g c a n b e d e f i n e d b y u s e r f r e e l y T h i s f l a g c a n b e d e f i n e d b y u s e r f r e e l y . T h i s f l a g i n d i c a t e s t h e c o n d i t i o n o f A 00 s t a t u s w h e n t h e I B f l a g i s s e t 0 : B u f f e r e m p t y 1 : B u f f e r f u l l 0 : B u f f e r e m p t y 1 : B u f f e r f u l l b b ( D B B C O N : a d d r e s s 0 0 2 A1 D B B S T S a d d r e s s U s e r d e f i n a b l e f l a g ( U 0 4– U 0 ( D B B S T S 1 : a d d r e s s 0 0 2 C 1

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 34 Bus interface device block diagram P 80/ D Q 0 R D W R D B D B B S T b7 b6 b5 b4 b3 b2 b1 b0 U 1

7 U 1

6 U 1

5 U 1

4 A 01 U 1

2 I B F1 O B F1

7 U 0

6 U 0

5 U 0

4 A 00 U 0

2 I B F0 O B F0

D Y 1/ S1 ( A d d r e s s 0 0 2 A1 R D D B B S T D B W R P 43/ I N T1/ O B F0 P 42/ I N T0/ O B F0 P 46/ SC L K 1/ O B F1 ( A d d r e s s 0 0 2 C 1 ( A d d r e s s 0 0 2 91 I n p u t d a t a b u s b u f f e r 0 O u t p u t d a t a b u s b u f f e r 0 O u t p u t d a t a b u s b u f f e r 1 I n t e r n a l d a t a b u s S y s t e m b u s I n p u t d a t a b u s b u f f e r 1 P 50/ A0 ( A d d r e s s 0 0 2 81 ( A d d r e s s 0 0 2 81 ( A d d r e s s 0 0 2 B1 ( A d d r e s s 0 0 2 B1

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS [Data Bus Buffer Status Register 0, 1 (DBBSTS0, DBBSTS1)] 002916, 002C16 The data bus buffer status register 0, 1 consist of eight bits. Bits 0, 1, and 3 are read-only bits and indicate the condition of the data bus buffer. Bits 2, 4, 5, 6, and 7 are user definable flags which can be set by program, and can be read/written. This regis- ter can be read from the host CPU when the A 0 pin is set to “H” only.

• Bit 0: Output buffer full flag OBF 0, OBF1 When writing data to the output data bus buffer, these flags are set to “1”. When reading the output data bus buffer from the host CPU, these flags are cleared to “0”.
• Bit 1: Input buffer full flag IBF 0, IBF1 When writing data from the host CPU to the input data bus buffer, these flags are set to “1”. When reading the input data bus buffer from the slave CPU side, these flags are cleared to “0”.
• Bit 3: A 0 flag A00, A01 When writing data from the host CPU to the input data bus buffer, the level of the A 0 pin is latched. [Input Data Bus Buffer Register 0, 1 (DBBIN0, DBBIN1)] 002816, 002B16 Data on the data bus is latched to DBBIN by writing request from the host CPU. Data of DBBIN can be read from the data bus buffer registers (address 002816 or 002B16) on SFR. [Output Data Bus Buffer Register 0, 1 (DBBOUT0, DBBOUT1)] 0028 16, 002B16 When writing data to the data bus buffer registers (address 002816 or 002B16) on SFR, data is set to DBBOUT. Data of DBBOUT is output from the host CPU to the data bus by performing the read- ing request when the A 0 pin is set to “L”.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS P47/SRDY 1 /S1 P50/A0 P51/INT20 /S0 P52/INT30 P53/INT40 2/INT0 /OBF00 P43/INT1 /OBF01 P46/SCLK1 /OBF10 Table 8 Function description of control I/O pins at bus interface function selected Pin Name OBF 00 output enable bit OBF 01 output enable bit OBF 10 output enable bit Input /Output Functions R W OBF00 OBF01 OBF10 Chip select input This is used for selecting the data bus buffer and is selected at “L” level. Address input This is used for selecting DBBSTS and DBBOUT when the host CPU is read. This is used for distinguishing command from data when writing to the host CPU. Chip select input This is used for selecting the data bus buffer and is selected at “L” level. This is a timing signal for reading data from the data bus buffer to the host CPU. This is a timing signal for writing data to the data bus buffer by the host CPU. Status output signal OBF 00 signal is output. Status output signal OBF 01 signal is output. Status output signal OBF 10 signal is output. Input Input Input Input Output Output Output Output

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Function In conformity with Philips I2C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode In conformity with Philips I 2C-BUS standard: Master transmission Master reception Slave transmission Slave reception 16.1 kHz to 400 kHz (at φ= 4 MHz) 20.2 kHz to 312.5 kHz (at φ = 5 MHz) Table 9 Multi-master I2C-BUS interface functions Item Format Communication mode SCL clock frequency System clock φ = f(XIN)/2 (high-speed mode) φ = f(XIN)/8 (middle-speed mode) MULTI-MASTER I 2C-BUS INTERFACE The multi-master I2C-BUS interface is a serial communications cir- cuit, conforming to the Philips I2C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchro- nous functions, is useful for the multi-master serial communications. Figure 35 shows a block diagram of the multi-master I 2C-BUS in- terface and Table 9 lists the multi-master I2C-BUS interface functions. This multi-master I 2C-BUS interface consists of the I2C address register, the I2C data shift register, the I2C clock control register, the I2C control register, the I2C status register, the I2C start/stop condition control register and other control circuits. When using the multi-master I 2C-BUS interface, set 1 MHz or more to φ. Fig. 35 Block diagram of multi-master I2C-BUS interface ] : Purchase of MITSUBISHI ELECTRIC CORPORATIONS I2C components conveys a license under the Philips I2C Patent Rights to use these components an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. I2C a d d r e s s r e g i s t e rb 7b 0 S A D 6 S A D 5 S A D 4 S A D 3 S A D 2 S A D A D 0 R B W N o i s e e l i m i n a t i o n c i r c u i t S e r i a l d a t a SD A d d r e s s c o m p a r a t o r b 7 I2C d a t a s h i f t r e g i s t e r b 0D a t a c o n t r o l c i r c u i t S y s t e m c l o c k (f) I n t e r r u p t g e n e r a t i n g c i r c u i t I n t e r r u p t r e q u e s t s i g n a l I2C I R Q b 7 M S TT R XB B P I N A LA A S A D 0L R B b 0 S 1 b 7b 0 T I S S 1 0 B I T S A D A L SB C C C S 1 D B i t c o u n t e r B B c i r c u i t C l o c k c o n t r o l c i r c u i t N o i s e e l i m i n a t i o n c i r c u i t S e r i a l c l o c k SC L) b 7b 0 A C K A C K B I T F A S T M O D E C C R 4C C R 3 C C R 2C C R 1C C R 0 I n t e r n a l d a t a b u s C l o c k d i v i s i o n S 2 S 0 D A L c i r c u i t E S S I S I2C s t a r t s t o p c o n d i t i o n c o n t r o l r e g i s t e r S I P S S C 4 S S C 3 S S C S C S C I2C c l o c k c o n t r o l r e g i s t e r I2C s t a t u s r e g i s t e r S 2 D I n t e r r u p t g e n e r a t i n g c i r c u i t I n t e r r u p t r e q u e s t s i g n a l SC LSD AI R Q S t o p s e l e c t i o n S T S P S E L C L K S T P I2C c l o c k c o n t r o l r e g i s t e r

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS [I2C Data Shift Register (S0)] 001216 The I2C data shift register (S0 : address 001216) is an 8-bit shift register to store receive data and write transmit data. When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the S CL clock, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the S CL clock, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of φ are required from the rising of the SCL clock until input to this register. The I2C data shift register is in a write enable status only when the I2C-BUS interface enable bit (ES0 bit : bit 3 of address 1516) of the I2C control register is “1.” The bit counter is reset by a write in- struction to the I2C data shift register. When both the ES0 bit and the MST bit of the I2C status register (address 001416) are “1,” the SCL is output by a write instruction to the I2C data shift register. Reading data from the I2C data shift register is always enabled re- gardless of the ES0 bit value. [I2C Address Register (S0D)] 001316 The I2C address register (address 001316) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave ad- dress written in this register is compared with the address data to be received immediately after the START condition is detected.

• Bit 0: Read/write bit (RBW) This is not used in the 7-bit addressing mode. In the 10-bit ad- dressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the I 2C address reg- ister. The RBW bit is cleared to “0” automatically when the stop condi- tion is detected.
• Bits 1 to 7: Slave address (SAD0–SAD6) These bits store slave addresses. Regardless of the 7-bit address- ing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits. Fig. 36 Structure of I 2C address register S A D A D A D A D A D A D A D B W S l a v e a d d r e s s I2C a d d r e s s r e g i s t e r S D a d d r e s s R e a d / w r i t e b i t b 7b 0

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 10 Set values of I2C clock control register and SCL frequency Fig. 37 Structure of I2C clock control register SCL frequency (at φ = 4 MHz, unit : kHz) (Note 1) Setting value of CCR4–CCR0 Standard clock mode Setting disabled Setting disabled Setting disabled High-speed clock modeCCR4 CCR3 CCR2 CCR1 CCR0 Notes 1:Duty of SCL clock output is 50 %. The duty becomes 35 to 45 % only when the high-speed clock mode is selected and CCR value = 5 (400 kHz, at φ = 4 MHz). “H” duration of the clock fluctuates from –4 to +2 cycles of φ in the standard clock mode, and fluctu- ates from –2 to +2 cycles of φ in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because “L” duration is extended instead of “H” duration reduc- tion. These are value when S CL clock synchronization by the synchro- nous function is not performed. CCR value is the decimal notation value of the S CL frequency control bits CCR4 to CCR0. 2: Each value of SCL frequency exceeds the limit at φ = 4 MHz or more. When using these setting value, use φ of 4 MHz or less. 3: The data formula of SCL frequency is described below: φ/(8 5 CCR value) Standard clock mode φ/(4 5 CCR value) High-speed clock mode (CCR value ≠ 5) φ/(2 5 CCR value) High-speed clock mode (CCR value = 5) Do not set 0 to 2 as CCR value regardless of φ frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the S CL frequency by set- ting the SCL frequency control bits CCR4 to CCR0. Setting disabled Setting disabled Setting disabled 1000/CCR value (Note 3) 34.5 33.3 32.3 500/CCR value (Note 3) 17.2 16.6 16.1 333 250 400 (Note 3) 166 – (Note 2) – (Note 2) 100 83.3 [I2C Clock Control Register (S2)] 001616 The I2C clock control register (address 001616) is used to set ACK control, SCL mode and SCL frequency.

• Bits 0 to 4: SCL frequency control bits (CCR0–CCR4) These bits control the SCL frequency. Refer to Table 10.
• Bit 5: SCL mode specification bit (FAST MODE) This bit specifies the SCL mode. When this bit is set to “0,” the standard clock mode is selected. When the bit is set to “1,” the high-speed clock mode is selected. When connecting the bus of the high-speed mode I 2C bus stan- dard (maximum 400 kbits/s), use 8 MHz or more oscillation frequency f(XIN) and high-speed mode (2 division main clock).
• Bit 6: ACK bit (ACK BIT) This bit sets the S DA status when an ACK clock] is generated. When this bit is set to “0,” the ACK return mode is selected and S DA goes to “L” at the occurrence of an ACK clock. When the bit is set to “1,” the ACK non-return mode is selected. The SDA is held in the “H” status at the occurrence of an ACK clock. However, when the slave address agree with the address data in the reception of address data at ACK BIT = “0,” the S DA is auto- matically made “L” (ACK is returned). If there is a disagreement between the slave address and the address data, the S DA is auto- matically made “H” (ACK is not returned). ] ACK clock: Clock for acknowledgment
• Bit 7: ACK clock bit (ACK) This bit specifies the mode of acknowledgment which is an ac- knowledgment response of data transfer. When this bit is set to “0,” the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to “1,” the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the S DA at the occurrence of an ACK clock (makes SDA “H”) and receives the ACK bit generated by the data receiving device. Note:Do not write data into the I2C clock control register during transfer. If data is written during transfer, the I2C clock generator is reset, so that data cannot be transferred normally. A C K A C K B I T F A S T M O D E C C R C R 3 C C R C R C R

0 I2C

c l o c k c o n t r o l r e g i s t e r S a d d r e s s b 7b 0 SC L f r e q u e n c y c o n t r o l b i t s R e f e r t o T a b l e SC L m o d e s p e c i f i c a t i o n b i t S t a n d a r d c l o c k m o d e H i g h s p e e d c l o c k m o d e A C K b i t A C K i s r e t u r n e d A C K i s n o t r e t u r n e d A C K c l o c k b i t N o A C K c l o c k A C K c l o c k

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 38 Structure of I2C control register [I2C Control Register (S1D)] 001516 The I2C control register (address 001516) controls data communi- cation format.

• Bits 0 to 2: Bit counter (BC0–BC2) These bits decide the number of bits for the next 1-byte data to be transmitted. The I 2C interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK bit (bit 7 of address 0016 16)) have been transferred, and BC0 to BC2 are returned to “0002”. Also when a START condition is received, these bits become “0002” and the address data is always transmitted and received in 8 bits.
• Bit 3: I 2C interface enable bit (ES0) This bit enables to use the multi-master I2C BUS interface. When this bit is set to “0,” the use disable status is provided, so that the S DA and the SCL become high-impedance. When the bit is set to “1,” use of the interface is enabled. When ES0 = “0,” the following is performed.
• PIN = “1,” BB = “0” and AL = “0” are set (which are bits of the I status register at address 001416 ).
• Writing data to the I2C data shift register (address 001216) is dis abled.
• Bit 4: Data format selection bit (ALS) This bit decides whether or not to recognize slave addresses. When this bit is set to “0,” the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to “(5) I 2C Status Register,” bit 1) is re- ceived, transfer processing can be performed. When this bit is set to “1,” the free data format is selected, so that slave addresses are not recognized.
• Bit 5: Addressing format selection bit (10BIT SAD) This bit selects a slave address specification format. When this bit is set to “0,” the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I 2C address regis- ter (address 001316) are compared with address data. When this bit is set to “1,” the 10-bit addressing format is selected, and all the bits of the I 2C address register are compared with address data.
• Bit 6: System clock stop selection bit (CLKSTP) When executing the WIT or STP instruction, this bit selects the condition of system clock provided to the multi-master I 2C-BUS in- terface. When this bit is set to “0,” system clock and operation of the multi-master I 2C-BUS interface stop by executing the WIT or STP instruction. When this bit is set to “1,” system clock and operation of the multi- master I 2C-BUS interface do not stop even when the WIT instruction is executed. When the system clock stop selection bit is “1,” do not execute the STP instruction.
• Bit 7: I 2C-BUS interface pin input level selection bit This bit selects the input level of the SCL and SDA pins of the multi- master I2C-BUS interface. T I S S C L K S T P 1 0 B I T S A D A L S E S 0 B C 2B C 1B C 0 b 0 S y s t e m c l o c k s t o p s e l e c t i o n b i t S y s t e m c l o c k s t o p w h e n e x e c u t i n g W I T o r S T P i n s t r u c t i o n N o t s y s t e m c l o c k s t o p w h e n e x e c u t i n g W I T i n s t r u c t i o n D o n o t u s e t h e S T P i n s t r u c t i o n I2C c o n t r o l r e g i s t e r S D a d d r e s s B i t c o u n t e r ( N u m b e r o f t r a n s m i t r e c e i v e b i t s b 000 : 001 : 010 : 011 : 100 : 101 : 110 : 111 : I2C B U S i n t e r f a c e e n a b l e b i t D i s a b l e d E n a b l e d D a t a f o r m a t s e l e c t i o n b i t A d d r e s s i n g f o r m a t F r e e d a t a f o r m a t A d d r e s s i n g f o r m a t s e l e c t i o n b i t b i t a d d r e s s i n g f o r m a t b i t a d d r e s s i n g f o r m a t I2C B U S i n t e r f a c e p i n i n p u t l e v e l s e l e c t i o n b i t C M O S i n p u t S M B U S i n p u t

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS

• Bit 4: I2C-BUS interface interrupt request bit (PIN) This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from “1” to “0.” At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to “0” in synchronization with a falling of the last clock (in- cluding the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is “0,” the S CL is kept in the “0” state and clock generation is disabled. Figure 40 shows an interrupt request signal generating timing chart. The PIN bit is set to “1” in one of the following conditions:
• Executing a write instruction to the I 2C data shift register (ad- dress 001216). (This is the only condition which the prohibition of the internal clock is released and data can be communicated ex- cept for the start condition detection.)
• When the ES0 bit is “0”
• At reset
• When writing “1” to the PIN bit by software The conditions in which the PIN bit is set to “0” are shown below:
• Immediately after completion of 1-byte data transmission (includ- ing when arbitration lost is detected)
• Immediately after completion of 1-byte data reception
• In the slave reception mode, with ALS = “0” and immediately af- ter completion of slave address agreement or general call address reception
• In the slave reception mode, with ALS = “1” and immediately af- ter completion of address data reception
• Bit 5: Bus busy flag (BB) This bit indicates the status of use of the bus system. When this bit is set to “0,” this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the S CL , SDA pins in- put signal regardless of master/slave. This flag is set to “1” by detecting the start condition, and is set to “0” by detecting the stop condition. The condition of these detecting is set by the start/stop condition setting bits (SSC4–SSC0) of the I 2C start/stop condition control register (address 001716). When the ES0 bit (bit 3) of the I2C control register (address 001516) is “0” or reset, the BB flag is set to “0.” For the writing function to the BB flag, refer to the sections “START Condition Generating Method” and “STOP Condition Gen- erating Method” described later. [I2C Status Register (S1)] 001416 The I2C status register (address 001416) controls the I2C-BUS in- terface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to. Set “0000 2” to the low-order 4 bits, because these bits become the reserved bits at writing.
• Bit 0: Last receive bit (LRB) This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to “0.” If ACK is not returned, this bit is set to “1.” Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from “1” to “0” by executing a write instruction to the I 2C data shift register (address 001216).
• Bit 1: General call detecting flag (AD0) When the ALS bit is “0,” this bit is set to “1” when a general call whose address data is all “0” is received in the slave mode. By a general call of the master device, every slave device receives con- trol data after the general call. The AD0 bit is set to “0” by detecting the STOP condition or START condition, or reset. ] General call:The master transmits the general call address “0016” to all slaves.
• Bit 2: Slave address comparison flag (AAS) This flag indicates a comparison result of address data when the ALS bit is “0”. À In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to “1” in one of the following conditions:
• The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-or- der 7 bits of the I2C address register (address 001316).
• A general call is received. \` In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to “1” with the following condition:
• When the address data is compared with the I2C address reg- ister (8 bits consisting of slave address and RBW bit), the first bytes agree. ´ This bit is set to “0” by executing a write instruction to the I2C data shift register (address 001216) when ES0 is set to “1” or reset.
• Bit 3: Arbitration lost] detecting flag (AL) In the master transmission mode, when the SDA is made “L” by any other device, arbitration is judged to have been lost, so that this bit is set to “1.” At the same time, the TRX bit is set to “0,” so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to “0.” The arbitration lost can be detected only in the master transmission mode. When ar- bitration is lost during slave address transmission, the TRX bit is set to “0” and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and ad- dress data transmitted by another master device. ] Arbitration lost :The status in which communication as a master is dis- abled.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 40 Interrupt request signal generating timing Fig. 39 Structure of I2C status register

• Bit 6: Communication mode specification bit (transfer direc- tion specification bit: TRX) This bit decides a direction of transfer for data communication. When this bit is “0,” the reception mode is selected and the data of a transmitting device is received. When the bit is “1,” the transmis- sion mode is selected and address data and control data are output onto the S DA in synchronization with the clock generated on the SCL . This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to “1” by hardware when all the following conditions are satisfied:
• When ALS is “0”
• In the slave reception mode or the slave transmission mode
• When the R/W bit reception is “1” This bit is set to “0” in one of the following conditions:
• When arbitration lost is detected.
• When a STOP condition is detected.
• When writing “1” to this bit by software is invalid by the START condition duplication preventing function (Note).
• With MST = “0” and when a START condition is detected.
• With MST = “0” and when ACK non-return is detected.
• At reset
• Bit 7: Communication mode specification bit (master/slave specification bit: MST) This bit is used for master/slave specification for data communica- tion. When this bit is “0,” the slave is specified, so that a START condition and a STOP condition generated by the master are re- ceived, and data communication is performed in synchronization with the clock generated by the master. When this bit is “1,” the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communi- cation are generated on the SCL. This bit is set to “0” in one of the following conditions.
• Immediately after completion of 1-byte data transfer when arbi- tration lost is detected
• When a STOP condition is detected.
• Writing “1” to this bit by software is invalid by the START condi- tion duplication preventing function (Note).
• At reset Note: START condition duplication preventing function The MST, TRX, and BB bits is set to “1” at the same time after con- firming that the BB flag is “0” in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to “1” immediately after the con- tents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits in- valid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address. b 7 M S T b 0 I2C s t a t u s r e g i s t e r S a d d r e s s L a s t r e c e i v e b i t ( N o t e ) a s t b i t a s t b i t G e n e r a l c a l l d e t e c t i n g f l a g N o t e o g e n e r a l c a l l d e t e c t e d e n e r a l c a l l d e t e c t e d S l a v e a d d r e s s c o m p a r i s o n f l a g N o t e A d d r e s s d i s a g r e e m e n t A d d r e s s a g r e e m e n t A r b i t r a t i o n l o s t d e t e c t i n g f l a g N o t e o t d e t e c t e d e t e c t e d I2C B U S i n t e r f a c e i n t e r r u p t r e q u e s t b i t I n t e r r u p t r e q u e s t i s s u e d N o i n t e r r u p t r e q u e s t i s s u e d B u s b u s y f l a g B u s f r e e B u s b u s y C o m m u n i c a t i o n m o d e s p e c i f i c a t i o n b i t s l a v e r e c e i v e m o d e l a v e t r a n s m i t m o d e a s t e r r e c e i v e m o d e a s t e r t r a n s m i t m o d e T R XB BP I NA LA A SA D R B N o t e T h e s e b i t a n d f l a g s c a n b e r e a d o u t b u t c a n n o t b e w r i t t e n W r i t e t o t h e s e b i t s a t w r i t i n g SC L P I N I2C I R Q

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS + 2 cycles (3.375 µs) + 1 cycle < 4.0 µs (3.25 µs) Fig. 43 START condition detecting timing diagram START/STOP Condition Detecting Operation The START/STOP condition detection operations are shown in Figures 43, 44, and Table 13. The START/STOP condition is set by the START/STOP condition set bit. The START/STOP condition can be detected only when the input signal of the S CL and SDA pins satisfy three conditions: SCL re- lease time, setup time, and hold time (see Table 13). The BB flag is set to “1” by detecting the START condition and is reset to “0” by detecting the STOP condition. The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 13, the BB flag set/ reset time. Note:When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal “I2CIRQ” occurs to the CPU. Table 13 START condition/STOP condition detecting conditions Note:Unit : Cycle number of system clock φ SSC value is the decimal notation value of the START/STOP condi- tion set bits SSC4 to SSC0. Do not set “0” or an odd number to SSC value. The value in parentheses is an example when the I 2C START/ STOP condition control register is set to “1816” at φ = 4 MHz. Fig. 44 STOP condition detecting timing diagram SCL release time Standard clock mode High-speed clock mode 4 cycles (1.0 µs) 2 cycles (1.0 µs) 2 cycles (0.5 µs) 3.5 cycles (0.875 µs) SSC value SSC value SSC value –1 Setup time Hold time BB flag set/ reset time SSC value + 1 cycle (6.25 µs) cycle < 4.0 µs (3.0 µs) START Condition Generating Method When writing “1” to the MST, TRX, and BB bits of the I2C status register (address 001416) at the same time after writing the slave address to the I2C data shift register (address 001216) with the condition in which the ES0 bit of the I2C control register (address 001516) and the BB flag are “0”, a START condition occurs. After that, the bit counter becomes “0002” and an SCL for 1 byte is out- put. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 41, the START condition generating timing diagram, and Table 11, the START condition generating timing table. STOP Condition Generating Method When the ES0 bit of the I2C control register (address 001516) is “1,” write “1” to the MST and TRX bits, and write “0” to the BB bit of the I 2C status register (address 001416) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 42, the STOP condition generating timing diagram, and Table 12, the STOP condition generating timing table. Fig. 41 START condition generating timing diagram Fig. 42 STOP condition generating timing diagram Table 12 STOP condition generating timing table Item Setup time START/STOP condition generating selection bit “0” “1” “0” “1” Standard clock mode 5.5 µs (22 cycles) 13.5 µs (54 cycles) 5.5 µs (22 cycles) 13.5 µs (54 cycles) Note:Absolute time at φ = 4 MHz. The value in parentheses denotes the number of φ cycles. High-speed clock mode 3.0 µs (12 cycles) 7.0 µs (28 cycles) 3.0 µs (12 cycles) 7.0 µs (28 cycles) Table 11 START condition generating timing table Item Setup time START/STOP condition generating selection bit Standard clock mode Note:Absolute time at φ = 4 MHz. The value in parentheses denotes the number of φ cycles. High-speed clock mode “0” “1” “0” “1” 5.0 µs (20 cycles) 13.0 µs (52 cycles) 5.0 µs (20 cycles) 13.0 µs (52 cycles) 2.5 µs (10 cycles) 6.5 µs (26 cycles) 2.5 µs (10 cycles) 6.5 µs (26 cycles) Hold time Hold time I2C s t a t u s r e g i s t e r w r i t e s i g n a l H o l d t i m eS e t u p t i m e SC L SD A I2C s t a t u s r e g i s t e r w r i t e s i g n a l H o l d t i m eS e t u p t i m e SC L SD A H o l d t i m eS e t u p t i m e SC L SD A B B f l a g SC L r e l e a s e t i m e B B f l a g r e s e t t i m e H o l d t i m eS e t u p t i m e SC L SD A B B f l a g SC L r e l e a s e t i m e B B f l a g r e s e t t i m e

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS [I2C START/STOP Condition Control Register (S2D)] 001716 The I2C START/STOP condition control register (address 001716) controls START/STOP condition detection.

• Bits 0 to 4: START/STOP condition set bit (SSC4–SSC0) S CL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency f(X IN) because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 13. Do not set “00000 2” or an odd number to the START/STOP condi- tion set bit (SSC4 to SSC0). Refer to Table 14, the recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency.
• Bit 5: S CL /SDA interrupt pin polarity selection bit (SIP) An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.
• Bit 6: SCL /SDA interrupt pin selection bit (SIS) This bit selects the pin of which interrupt becomes valid between the S CL pin and the SDA pin. Note: When changing the setting of the SCL /SDA interrupt pin polarity se- lection bit, the SCL /SDA interrupt pin selection bit, or the I2C-BUS interface enable bit ES0, the SCL /SDA interrupt request bit may be set. When selecting the SCL /SDA interrupt source, disable the inter- rupt before the SCL /SDA interrupt pin polarity selection bit, the SCL / S DA interrupt pin selection bit, or the I2C-BUS interface enable bit ES0 is set. Reset the request bit to “0” after setting these bits, and enable the interrupt.
• Bit 7: START/STOP condition generating selection bit (STSPSEL) Setup/Hold time when the START/STOP condition is generated can be selected. Cycle number of system clock becomes standard for setup/hold time. Additionally, setup/hold time is different between the START condition and the STP condition. (Refer to Tables 11 and 12.) Set “1” to this bit when the system clock frequency is 4 MHz or more. Address Data Communication There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below. À 7-bit addressing format To adapt the 7-bit addressing format, set the 10BIT SAD bit of the I 2C control register (address 001516) to “0.” The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I 2C address register (address 001316). At the time of this comparison, address com- parison of the RBW bit of the I2C address register (address 0013 16) is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 46, (1) and (2). \` 10-bit addressing format To adapt the 10-bit addressing format, set the 10BIT SAD bit of the I 2C control register (address 001516) to “1.” An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the I 2C address register (address 001316). At the time of this comparison, an address comparison between the RBW bit of the I 2C address register (address 001316) and the R/W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RBW bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is pro- cessed as an address data bit. When the first-byte address data agree with the slave address, the AAS bit of the I 2C status register (address 001416) is set to “1.” After the second-byte address data is stored into the I2C data shift register (address 001216), perform an address com- parison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RBW bit of the I 2C address register (address 001316) to “1” by software. This processing can make the 7-bit slave address and R/W data agree, which are re- ceived after a RESTART condition is detected, with the value of the I 2C address register (address 001316). For the data trans- mission format when the 10-bit addressing format is selected, refer to Figure 46, (3) and (4).

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS START/STOP condition control register Oscillation frequency f(XIN) (MHz) Fig. 46 Address data communication format Fig. 45 Structure of I2C START/STOP condition control register Note:Do not set “000002” or an odd number to the START/STOP condition set bit (SSC4 to SSC0). Table 14 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency Main clock divide ratio System clock φ (MHz) SCL release time (µs) Setup time (µs) Hold time (µs) XXX11110 XXX11010 XXX11000 XXX00100 XXX01100 XXX01010 XXX00100 3.2 µs (16 cycles) 3.5 µs (14 cycles) 3.25 µs (13 cycles) 3.0 µs (3 cycles) 3.5 µs (7 cycles) 3.0 µs (6 cycles) 3.0 µs (3 cycles) 6.2 µs (31 cycles) 6.75 µs (27 cycles) 6.25 µs (25 cycles) 5.0 µs (5 cycles) 6.5 µs (13 cycles) 5.5 µs (11 cycles) 5.0 µs (5 cycles) 3.0 µs (15 cycles) 3.25 µs (13 cycles) 3.0 µs (12 cycles) 2.0 µs (2 cycles) 3.0 µs (6 cycles) 2.5 µs (5 cycles) 2.0 µs (2 cycles) b 7 S T S P S E L b 0 I2C S T A R T S T O P c o n d i t i o n c o n t r o l r e g i s t e r S T A R T / S T O P c o n d i t i o n s e t b i t SC SD A i n t e r r u p t p i n p o l a r i t y s e l e c t i o n b i t a l l i n g e d g e a c t i v e i s i n g e d g e a c t i v e SC SD A i n t e r r u p t p i n s e l e c t i o n b i t :SD A v a l i d :SC L v a l i d S T A R T S T O P c o n d i t i o n g e n e r a t i n g s e l e c t i o n b i t e t u p H o l d t i m e s h o r t m o d e e t u p H o l d t i m e l o n g m o d e S I SS I P S S C S C S C S C S C ( S 2 D : a d d r e s s 0 0 1 71 SS l a v e a d d r e s sR / W AD a t aA D a t a A / A P 7 b i t s“ 0 ”1 t o 8 b i t s1 t o 8 b i t s ( 1 ) A m a s t e r - t r a n s m i t t e r t r a n s n m i t s d a t a t o a s l a v e - r e c e i v e r S S l a v e a d d r e s s R / W AD a t aAD a t a A P 7 b i t s“ 1 ”1 t o 8 b i t s1 t o 8 b i t s ( 2 ) A m a s t e r - r e c e i v e r r e c e i v e s d a t a f r o m a s l a v e - t r a n s m i t t e r S S l a v e a d d r e s s s t b i t s R / W A 7 b i t s“ 0 ”8 b i t s ( 3 ) A m a s t e r - t r a n s m i t t e r t r a n s m i t s d a t a t o a s l a v e - r e c e i v e r w i t h a 1 0 - b i t a d d r e s s S l a v e a d d r e s s n d b y t e s A D a t aA D a t a A / A P 1 t o 8 b i t s1 t o 8 b i t s S S l a v e a d d r e s s s t b i t s R / W A 7 b i t s“ 0 ”8 b i t s ( 4 ) A m a s t e r - r e c e i v e r r e c e i v e s d a t a f r o m a s l a v e - t r a n s m i t t e r w i t h a 1 0 - b i t a d d r e s s S l a v e a d d r e s s n d b y t e s AD a t a AA S r S l a v e a d d r e s s s t b i t s R / W A D a t aP S : S T A R T c o n d i t i o n A A C K b i t S r R e s t a r t c o n d i t i o n P : S T O P c o n d i t i o n R W R e a d W r i t e b i t 7 b i t s “ 1 ”1 t o 8 b i t s1 t o 8 b i t s

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Example of Master Transmission An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below. À Set a slave address in the high-order 7 bits of the I2C address register (address 001316) and “0” into the RBW bit. \ Set the ACK return mode and SCL = 100 kHz by setting “8516” in the I2C clock control register (address 001616). ´ Set “0016” in the I2C status register (address 001416) so that transmission/reception mode can become initializing condition. ˆ Set a communication enable status by setting “0816” in the I2C control register (address 001516). ˜ Confirm the bus free condition by the BB flag of the I2C status register (address 001416). ¯ Set the address data of the destination of transmission in the high-order 7 bits of the I2C data shift register (address 001216) and set “0” in the least significant bit. ˘ Set “F016” in the I2C status register (address 001416) to gener- ate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur. ˙ Set transmit data in the I2C data shift register (address 001216). At this time, an SCL and an ACK clock automatically occur. ¨ When transmitting control data of more than 1 byte, repeat step ˙ . É Set “D016” in the I2C status register (address 001416) to gener- ate a STOP condition if ACK is not returned from slave reception side or transmission ends. Example of Slave Reception An example of slave reception in the high-speed clock mode, at the S CL frequency of 400 kHz, in the ACK non-return mode and using the addressing format is shown below. À Set a slave address in the high-order 7 bits of the I 2C address register (address 001316) and “0” in the RBW bit. \ Set the no ACK clock mode and SCL = 400 kHz by setting “2516” in the I2C clock control register (address 001616). ´ Set “0016” in the I2C status register (address 001416) so that transmission/reception mode can become initializing condition. ˆ Set a communication enable status by setting “0816” in the I2C control register (address 001516). ˜ When a START condition is received, an address comparison is performed. ¯ •When all transmitted addresses are “0” (general call): AD0 of the I2C status register (address 001416) is set to “1” and an interrupt request signal occurs.

• When the transmitted addresses agree with the address set in À : ASS of the I2C status register (address 001416) is set to “1” and an interrupt request signal occurs.
• In the cases other than the above AD0 and AAS of the I2C sta- tus register (address 001416) are set to “0” and no interrupt request signal occurs. ˘ Set dummy data in the I2C data shift register (address 001216). ˙ When receiving control data of more than 1 byte, repeat step ˘ . ¨ When a STOP condition is detected, the communication ends. n Precautions when using multi-master I2C- BUS interface (1) Read-modify-write instruction The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master I 2C-BUS interface are described below.
• I2C data shift register (S0: address 001216) When executing the read-modify-write instruction for this regis- ter during transfer, data may become a value not intended. 2C address register (S0D: address 001316) When the read-modify-write instruction is executed for this regis- ter at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RBW) at the above timing. 2C status register (S1: address 001416) Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.
• I2C control register (S1D: address 001516) When the read-modify-write instruction is executed for this regis- ter at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter (BC0-BC2) at the above timing. 2C clock control register (S2: address 001616) The read-modify-write instruction can be executed for this regis- ter. 2C START/STOP condition control register (S2D: address 001716) The read-modify-write instruction can be executed for this regis- ter.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS (2) START condition generating procedure using multi-master 1. Procedure example (The necessary conditions of the generat- ing procedure are described as the following 2 to 5. LDA — (Taking out of slave address value) SEI (Interrupt disabled) BBS 5, S1, BUSBUSY (BB flag confirming and branch pro- cess) BUSFREE: STA S0 (Writing of slave address value) LDM #$F0, S1 (Trigger of START condition generating) CLI (Interrupt enabled) BUSBUSY: CLI (Interrupt enabled) 2. Use “Branch on Bit Set” of “BBS 5, $0014, –” for the BB flag confirming and branch process. 3. Use “STA $12, STX $12” or “STY $12” of the zero page ad- dressing instruction for writing the slave address value to the I 2C data shift register. 4. Execute the branch instruction of above 2 and the store instruc- tion of above 3 continuously shown the above procedure example. 5. Disable interrupts during the following three process steps:

• BB flag confirming
• Writing of slave address value
• Trigger of START condition generating When the condition of the BB flag is bus busy, enable interrupts immediately. (3) RESTART condition generating procedure This cannot be applied when the external memory is used and the bus cycle is extended by ONW function. 1. Procedure example (The necessary conditions of the generat- ing procedure are described as the following 2 to 4.) Execute the following procedure when the PIN bit is “0.” LDM #$00, S1 (Select slave receive mode) LDA — (T aking out of slave address value) SEI (Interrupt disabled) STA S0 (Writing of slave address value) LDM #$F0, S1 ( Trigger of RESTART condition generating) CLI (Interrupt enabled) 2. Select the slave receive mode when the PIN bit is “0.” Do not write “1” to the PIN bit. Neither “0” nor “1” is specified for the writing to the BB bit. The TRX bit becomes “0” and the S DA pin is released. 3. The SCL pin is released by writing the slave address value to the I2C data shift register. 4. Disable interrupts during the following two process steps:
• Writing of slave address value
• Trigger of RESTART condition generating (4) Writing to I2C status register Do not execute an instruction to set the PIN bit to “1” from “0” and an instruction to set the MST and TRX bits to “0” from “1” simulta- neously. It is because it may enter the state that the S CL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to “0” from “1” simultaneously when the PIN bit is “1.” It is because it may become the same as above. (5) Process of after STOP condition generating Do not write data in the I 2C data shift register S0 and the I2C sta- tus register S1 until the bus busy flag BB becomes “0” after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem. (6) STOP condition input at 7th clock pulse In the slave mode, the STOP condition is input at the 7th clock pulse while receiving a slave address or data. As the clock pulse is continuously input, the SDA line may be held at LOW even if flag BB is set to “0” (only for M38867M8A and M38867E8). Countermeasure: Write dummy data to the I 2C shift register or reset the ES0 bit in the S1D register (ES0 = “L” → ES0 = “H”) during a stop condition interrupt routine with flag PIN = “1”. Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is set to “0”, it becomes a general-purpose port; so that the port must be set to input mode or “H”. (7) ES0 bit switch In standard clock mode when SSC = “00010 2” or in high-speed clock mode, flag BB may switch to “1” if ES0 bit is set to “1” when SDA is “L”. Countermeasure: Set ES0 to “1” when SDA is “H”.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS A-D CONVERTER [A-D Conversion Register 1,2 (AD1, AD2)] 0035 16, 003816 The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read. Bit 7 of the A-D conversion register 2 is the conversion mode se- lection bit. When this bit is set to “0,” the A-D converter becomes the 10-bit A-D mode. When this bit is set to “1,” that becomes the 8-bit A-D mode. The conversion result of the 8-bit A-D mode is stored in the A-D conversion register 1. As for 10-bit A-D mode, 10-bit reading or 8-bit reading can be performed by selecting the reading procedure of the A-D conversion register 1, 2 after A-D conversion is completed (in Figure 48). The A-D conversion register 1 performs the 8-bit reading inclined to MSB after reset, the A-D conversion is started, or reading of the A-D converter register 1 is generated; and the register becomes the 8-bit reading inclined to LSB after the A-D converter register 2 is generated. [AD/DA Control Register (ADCON)] 003416 The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at “0” during an A-D conversion, and changes to “1” when an A-D conversion ends. Writing “0” to this bit starts the A-D conversion. Comparison Voltage Generator The comparison voltage generator divides the voltage between AV SS and VREF into 1024, and outputs the divided voltages in the 10-bit A-D mode (256 division in 8-bit A-D mode). The A-D converter successively compares the comparison voltage V ref in each mode, dividing the VREF (see below), with the input voltage.

• 10-bit A-D mode (10-bit reading) Vref = 5 n (n = 0–1023)
• 10-bit A-D mode (8-bit reading) Vref = 5 n (n = 0–255)
• 8-bit A-D mode =0 (n = 0) Fig. 47 Structure of AD/DA control register Channel Selector The channel selector selects one of ports P60/AN0 to P67/AN7, and inputs the voltage to the comparator. Comparator and Control Circuit The comparator and control circuit compares an analog input volt- age with the comparison voltage, and then stores the result in the A-D conversion registers 1, 2. When an A-D conversion is com- pleted, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to “1”. Note that because the comparator consists of a capacitor cou- pling, set f(X IN) to 500 kHz or more during an A-D conversion. VREF 256 VREF 256 Fig. 48 Structure of 10-bit A-D mode reading VREF 1024 A D / D A c o n t r o l r e g i s t e r A D C O N a d d r e s s A n a l o g i n p u t p i n s e l e c t i o n b i t s P 60/ A N 0 P 61/ A N 1 P 62/ A N 2 P 63/ A N 3 P 64/ A N 4 P 65/ A N 5 P 66/ A N 6 P 67/ A N 7 A D c o n v e r s i o n c o m p l e t i o n b i t C o n v e r s i o n i n p r o g r e s s C o n v e r s i o n c o m p l e t e d P W M 0 o u t p u t p i n s e l e c t i o n b i t P 56/ P W M 0 P 30/ P W M 0 P W M 1 o u t p u t p i n s e l e c t i o n b i t P 57/ P W M 1 P 31/ P W M 1 D A o u t p u t e n a b l e b i t D A o u t p u t d i s a b l e d D A o u t p u t e n a b l e d D A o u t p u t e n a b l e b i t D A o u t p u t d i s a b l e d D A o u t p u t e n a b l e d b 7 b 0 b 2 b 1 b 0 1 0 - b i t r e a d i n g R e a d a d d r e s s b e f o r e A d d r e s s A d d r e s s b i t r e a d i n g R e a d o n l y a d d r e s s A d d r e s s b b 4 b b 7 b 0 b b 7 b 0 N o t e : B i t s 2 t o 6 o f a d d r e s s 0 0 3 81 6 b e c o m e s “ 0 ” a t r e a d i n g . b 6 b 3 b b 7 b

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 49 Block diagram of A-D converter C h a n n e l s e l e c t o r A - D c o n t r o l c i r c u i t A - D c o n v e r s i o n r e g i s t e r 1 R e s i s t o r l a d d e r VR E F A VS S C o m p a r a t o r A - D i n t e r r u p t r e q u e s t b 7b 0 1 0 P 60/ A N 0 P 61/ A N 1 P 62/ A N 2 P 63/ A N 3 P 64/ A N 4 P 65/ A N 5 P 66/ A N 6 P 67/ A N 7 D a t a b u s A D / D A c o n t r o l r e g i s t e r A - D c o n v e r s i o n r e g i s t e r 2 ( A d d r e s s 0 0 3 41 ( A d d r e s s 0 0 3 81 ( A d d r e s s 0 0 3 51

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS D-A CONVERTER The 3886 group has two internal D-A converters (DA1 and DA2) with 8-bit resolution. The D-A converter is performed by setting the value in each D-A conversion register. The result of D-A conversion is output from the DA 1 or DA2 pin by setting the DA output enable bit to “1”. When using the D-A converter, the corresponding port direction register bit (P56/DA1/PWM 01 or P57/DA2/PWM 11) must be set to “0” (input status). The output analog voltage V is determined by the value n (decimal notation) in the D-A conversion register as follows: V = V REF 5 n/256 (n = 0 to 255) Where VREF is the reference voltage. At reset, the D-A conversion registers are cleared to “0016”, the DA output enable bits are cleared to “0”, and the P56/DA1/PWM 01 and P57/DA2/PWM 11 pins become high impedance. The DA output does not have buffers. Accordingly, connect an ex- ternal buffer when driving a low-impedance load. Set V CC to 4.0 V or more when using the D-A converter. Fig. 50 Block diagram of D-A converter Fig. 51 Equivalent connection circuit of D-A converter (DA1) P 56/ D A1/ P W M 0 D - A 1 c o n v e r s i o n r e g i s t e r ( 8 ) R - 2 R r e s i s t o r l a d d e r D A1 o u t p u t e n a b l e b i t P 57/ D A2/ P W M 1 D - A 2 c o n v e r s i o n r e g i s t e r ( 8 ) R - 2 R r e s i s t o r l a d d e r D A2 o u t p u t e n a b l e b i t D a t a b u s A VS S VR E F “ 0 ” “ 1 ” M S B “ 0 ” “ 1 ” R 2 R R 2 R R 2 R R 2 R R 2 R R 2 R R

2 R2 R

D - A 1 c o n v e r s i o n r e g i s t e r D A1 o u t p u t e n a b l e b i t

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS COMPARATOR CIRCUIT Comparator Configuration The comparator circuit consists of resistors, comparators, a com- parator control circuit, the comparator reference input selection bit (bit 7 of address 001D16), a comparator data register (address 002D 16), the comparator reference power source input pin (P00/ P3 REF ) and analog signal input pins (P30–P3 7). The analog input pin (P30–P37) also functions as an ordinary digital port. Comparator Operation To activate the comparator, first set port P3 to input mode by set- ting the corresponding direction register (address 0007 16) to “0” to use port P3 as an analog voltage input pin. The internal fixed ana- log voltage (V CC 5 29/32) can be generated by setting “1” to the comparator reference input selection bit (bit 7) of the serial I/O2 control register (address 001D16). (The internal fixed analog volt- age becomes about 4.5 V at VCC = 5.0 V.) When setting “0” to the comparator reference input selection bit, the P00/P3REF pin be- comes the comparator reference power source input pin and it is possible to input the comparator reference power source option- ally from the external. The voltage comparison is immediately performed by the writing operation to the comparator data register (address 002D 16). After 14 cycles of the internal system clock φ (the time required for the comparison), the comparison result is stored in the comparator register (address 002D 16). If the analog input voltage is greater than the internal reference voltage, each bit of this register is “1”; if it is less than the internal reference voltage, each bit of this register is “0”. To perform an- other comparison, the voltage comparison must be performed again by writing to the comparator data register (address 002D 16). Read the result when 14 cycles of φ or more have passed after the comparator operation starts. The ladder resistor is turned on dur- ing 14 cycles of φ , which is required for the comparison, and the reference voltage is generated. An unnecessary current is not consumed because the ladder resistor is turned off while the com- parator operation is not performed. Since the comparator consists of capacitor coupling, the electric charge is lost if the clock fre- quency is low. Keep that the clock frequency is 1 MHz or more during the com- parator operation. Do not execute the STP, WIT, or port P3 I/O instruction. Fig. 52 Comparator circuit VS S 8 8 VC C P 3 ( 8 ) P 37 P 36 P 30 b C o m p a r a t o r r e f e r e n c e i n p u t s e l e c t i o n b i t b i t o f s e r i a l I O c o n t r o l r e g i s t e r a d d r e s s D 1 C o m p a r a t o r d a t a r e g i s t e r a d d r e s s D 1 C o m p a r - a t o r L a d d e r r e s i s t o r c o n n e c t i n g s i g n a l C o m p a r a t o r c o n t r o l c i r c u i tC o m p a r a t o r c o n n e c t i n g s i g n a l C o m p a r - a t o r C o m p a r - a t o r P 00/ P 3R E F VC C 5 2 2“ 1 ” “ 0 ” D a t a b u s

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS WATCHDOG TIMER The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, be- cause of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H. Standard Operation of Watchdog Timer When any data is not written into the watchdog timer control reg- ister (address 001E 16) after resetting, the watchdog timer is in the stop state. The watchdog timer starts to count down by writing an optional value into the watchdog timer control register (address 001E 16) and an internal reset occurs at an underflow of the watch- dog timer H. Accordingly, programming is usually performed so that writing to the watchdog timer control register (address 001E 16) may be started before an underflow. When the watchdog timer control reg- ister (address 001E 16) is read, the values of the high-order 6 bits of the watchdog timer H, STP instruction disable bit, and watch- dog timer H count source selection bit are read. Initial Value of Watchdog Timer At reset or writing to the watchdog timer control register (address 001E 16), each watchdog timer H and L is set to “FF16.” Fig. 54 Structure of Watchdog timer control register l Watchdog timer H count source selection bit operation Bit 7 of the watchdog timer control register (address 001E16) per- mits selecting a watchdog timer H count source. When this bit is set to “0”, the count source becomes the underflow signal of watchdog timer L. The detection time is set to f(X IN)=131.072 ms at 8 MHz frequency and f(XCIN)=32.768 s at 32 kHz frequency. When this bit is set to “1”, the count source becomes the signal divided by 16 for f(XIN) (or f(XCIN)). The detection time in this case is set to f(XIN)= 512 µs at 8 MHz frequency and f(XCIN)=128 ms at 32 kHz frequency. This bit is cleared to “0” after resetting. l Operation of STP instruction disable bit Bit 6 of the watchdog timer control register (address 001E16) per- mits disabling the STP instruction when the watchdog timer is in operation. When this bit is “0”, the STP instruction is enabled. When this bit is “1”, the STP instruction is disabled. Once the STP instruction is executed, an internal reset occurs. When this bit is set to “1”, it cannot be rewritten to “0” by program. This bit is cleared to “0” after resetting. Fig. 53 Block diagram of Watchdog timer XIN Data bus XCIN “10” “00” “01” Main clock division ratio selection bits (Note) “0” “1”1/16 Watchdog timer H count source selection bitReset circuit STP instruction disable bit Watchdog timer H (8) “FF16” is set when watchdog timer control register is written to. Internal resetRESET Watchdog timer L (8) Note: Either high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. STP instruction “FF16” is set when watchdog timer control register is written to. b 0 S T P i n s t r u c t i o n d i s a b l e b i t S T P i n s t r u c t i o n e n a b l e d S T P i n s t r u c t i o n d i s a b l e d W a t c h d o g t i m e r H c o u n t s o u r c e s e l e c t i o n b i t W a t c h d o g t i m e r L u n d e r f l o w f XI N ) o r f XC I N ) W a t c h d o g t i m e r H ( f o r r e a d - o u t o f h i g h - o r d e r 6 b i t ) W a t c h d o g t i m e r c o n t r o l r e g i s t e r W D T C O N a d d r e s s b 7

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS RESET CIRCUIT To reset the microcomputer, RESET pin should be held at an "L" level for 2 µs or more. Then the RESET pin is returned to an "H" level (the power source voltage should be between 2.7 V and 5.5 V (4.0 V to 5.5 V for flash memory version), and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.54 V for VCC of 2.7 V. For flash memory version, make sure that the reset input voltage is less than 0.8 V for Vcc of 4.0 V. Fig. 56 Reset sequence Fig. 55 Reset circuit example (Note) 0.2VCC Poweron VCCRESET VCCRESET Power source voltage detection circuit Power source voltage Reset input voltage Note : Reset release voltage ; Vcc=2.7 V (Vcc = 4.0 V for flash memory version) R E S E T I n t e r n a l r e s e t D a t a f A d d r e s s S Y N C XI N : 1 0 . 5 t o 1 8 . 5 c l o c k c y c l e s XI N ? ? ?? ? F F F CF F F D A D H ,L 1 : T h e f r e q u e n c y r e l a t i o n o f f ( XI N ) a n d f (f) i s f ( XI N ) = 8 • f (f) . T h e q u e s t i o n m a r k s i n d i c a t e a n u n d e f i n e d s t a t e t h a t d e p e n d s o n t h e p r e v i o u s s t a t e R e s e t a d d r e s s f r o m t h e v e c t o r t a b l e . N o t e s

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 57 Internal status at reset P o r t P 0 ( P 0 ) P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D P o r t P P P o r t P d i r e c t i o n r e g i s t e r P D I2C d a t a s h i f t r e g i s t e r S I2C a d d r e s s r e g i s t e r S D I2C s t a t u s r e g i s t e r S I2C c o n t r o l r e g i s t e r S D I2C c l o c k c o n t r o l r e g i s t e r S I2C s t a r t s t o p c o n d i t i o n c o n t r o l r e g i s t e r S D T r a n s m i t R e c e i v e b u f f e r r e g i s t e r T B R B S e r i a l I O s t a t u s r e g i s t e r S I O S T S S e r i a l I O c o n t r o l r e g i s t e r S I O C O N U A R T c o n t r o l r e g i s t e r U A R T C O N B a u d r a t e g e n e r a t o r B R G S e r i a l I O c o n t r o l r e g i s t e r S I O C O N W a t c h d o g t i m e r c o n t r o l r e g i s t e r W D T C O N S e r i a l I O r e g i s t e r S I O P r e s c a l e r 1 2 ( P R E 1 2 ) T i m e r T T i m e r T T i m e r X Y m o d e r e g i s t e r T M P r e s c a l e r X P R E X T i m e r X T X P r e s c a l e r Y P R E Y T i m e r Y T Y D a t a b u s b u f f e r r e g i s t e r D B B D a t a b u s b u f f e r s t a t u s r e g i s t e r D B B S T S D a t a b u s b u f f e r c o n t r o l r e g i s t e r D B B C O N D a t a b u s b u f f e r r e g i s t e r D B B D a t a b u s b u f f e r s t a t u s r e g i s t e r D B B S T S C o m p a r a t o r d a t a r e g i s t e r C M P D P o r t c o n t r o l r e g i s t e r P C T L P o r t c o n t r o l r e g i s t e r P C T L P W M H r e g i s t e r P W M H P W M L r e g i s t e r P W M L P W M H r e g i s t e r P W M H P W M L r e g i s t e r P W M L A D D A c o n t r o l r e g i s t e r A D C O N A D c o n v e r s i o n r e g i s t e r A D D A c o n v e r s i o n r e g i s t e r D A D A c o n v e r s i o n r e g i s t e r D A A D c o n v e r s i o n r e g i s t e r A D I n t e r r u p t s o u r c e s e l e c t i o n r e g i s t e r I N T S E L I n t e r r u p t e d g e s e l e c t i o n r e g i s t e r I N T E D G E C P U m o d e r e g i s t e r C P U M I n t e r r u p t r e q u e s t r e g i s t e r I R E Q I n t e r r u p t r e q u e s t r e g i s t e r I R E Q I n t e r r u p t c o n t r o l r e g i s t e r I C O N I n t e r r u p t c o n t r o l r e g i s t e r I C O N F l a s h m e m o r y c o n t r o l r e g i s t e r F C O N F l a s h c o m m a n d r e g i s t e r F C M D P r o c e s s o r s t a t u s r e g i s t e r P r o g r a m c o u n t e r ( 1 ) ( 3 3 ) R e g i s t e r c o n t e n t s 0 0 2 01 C 1 D 1 C 1 D 1 F F F F P S P C H ) P C L) A d d r e s s N o t e : X N o t f i x e d S i n c e t h e i n i t i a l v a l u e s f o r o t h e r t h a n a b o v e m e n t i o n e d r e g i s t e r s a n d R A M c o n t e n t s a r e i n d e f i n i t e a t r e s e t t h e y m u s t b e s e t F F1 F F F F F A d d r e s sR e g i s t e r c o n t e n t s 0 0 0 01 C 1 D 1 C 1 D 1 0 01 XXXXXXXX 0001000X XXXXXXXX XXXXXXXX XXXXXXXX 00011010 10000000 11100000 00111111 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX X0XXXXXX XXXXXXXX X0XXXXXX 00001000 F F F D 1 6 c o n t e n t s F F F C 1 c o n t e n t s XXXXXXXX 000000XX 010010 0 XXXXXXX[ T h e i n i t i a l v a l u e s d e p e n d o n l e v e l o f t h e C N VS S p i n

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS CLOCK GENERATING CIRCUIT The 3886 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT ). Use the circuit constants in accordance with the resonator manufacturer’s recommended values. No exter- nal resistor is needed between X IN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between X CIN and XCOUT . Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports. Frequency Control (1) Middle-speed mode The internal clock φ is the frequency of XIN divided by 8. After re- set, this mode is selected. (2) High-speed mode The internal clock φ is half the frequency of XIN. (3) Low-speed mode The internal clock φ is half the frequency of XCIN. n Note If you switch the mode between middle/high-speed and low- speed, stabilize both X IN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately af- ter power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the fre- quency on condition that f(X IN) > 3f(XCIN). (4) Low power dissipation mode The low power consumption operation can be realized by stopping the main clock X IN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to “1.” When the main clock XIN is restarted (by setting the main clock stop bit to “0”), set sufficient time for oscillation to stabilize. Oscillation Control (1) Stop mode If the STP instruction is executed, the internal clock φ stops at an “H” level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is “0,” the prescaler 12 is set to “FF 16” and timer 1 is set to “0116.” When the oscillation stabilizing time set after STP instruction released bit is “1,” set the sufficient time for oscillation of used oscillator to stabi- lize since nothing is set to the prescaler 12 and timer 1. Either X IN or XCIN divided by 16 is input to the prescaler 12 as count source, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled (“0”) before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock φ is not supplied to the CPU (remains at “H”) until timer 1 underflows. The internal clock φ is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to “1” before the STP instruction stops the oscillator. When the oscillator is re- started by reset, apply “L” level to the RESET pin until the oscillation is stable since a wait time will not be generated. (2) Wait mode If the WIT instruction is executed, the internal clock φ stops at an “H” level, but the oscillator does not stop. The internal clock φ re- starts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted. Fig. 58 Ceramic resonator circuit Fig. 59 External clock input circuit XCIN XCOUT XIN XOUT C IN C OUTC CIN C COUT Rf Rd VC C VS S XC I N XC O U T XI N XO U T O p e n O p e n E x t e r n a l o s c i l l a t i o n c i r c u i t E x t e r n a l o s c i l l a t i o n c i r c u i t VC C VS S

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 60 System clock generating circuit block diagram (Single-chip mode) W I T i n s t r u c t i o n S T P i n s t r u c t i o n T i m i n g f ( i n t e r n a l c l o c k ) S R Q S T P i n s t r u c t i o n S R Q M a i n c l o c k s t o p b i t S R Q 1 / 2 1 / 4 XI N XO U T XC O U TXC I N I n t e r r u p t r e q u e s t R e s e t I n t e r r u p t d i s a b l e f l a g l P o r t XC s w i t c h b i t “ 1 ” “ 0 ” L o w - s p e e d m o d e H i g h - s p e e d o r m i d d l e s p e e d m o d e M i d d l e - s p e e d m o d e H i g h - s p e e d o r l o w s p e e d m o d e M a i n c l o c k d i v i s i o n r a t i o s e l e c t i o n b i t s N o t e N o t e : E i t h e r h i g h - s p e e d , m i d d l e - s p e e d o r l o w - s p e e d m o d e i s s e l e c t e d b y b i t s 7 a n d 6 o f t h e C P U m o d e r e g i s t e r . W h e n l o w s p e e d m o d e i s s e l e c t e d s e t p o r t X c s w i t c h b i t b t o M a i n c l o c k d i v i s i o n r a t i o s e l e c t i o n b i t s N o t e F F1 6 0 11 P r e s c a l e r 1 2 T i m e r 1 R e s e t o r S T P i n s t r u c t i o n

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 61 State transitions of system clock C M 4 : P o r t X c s w i t c h b i t I O p o r t f u n c t i o n s t o p o s c i l l a t i n g XC I N - XC O U T o s c i l l a t i n g f u n c t i o n C M 5 M a i n c l o c k XI N - XO U s t o p b i t O p e r a t i n g S t o p p e d C M 7, C M 6: M a i n c l o c k d i v i s i o n r a t i o s e l e c t i o n b i t b b f f XI N ) H i g h s p e e d m o d e f f XI N ) M i d d l e s p e e d m o d e f f XC I N ) L o w s p e e d m o d e N o t a v a i l a b l e N o t e s R e s e t C M fi “ ” C M4“ fi “ C M6“ fi “ C M4 ”‹ fi “ C fi “ C M 7 fi “ C M 4 fi “ C M 5 fi “ C M 6 fi “ C M 6 fi “ C P U m o d e r e g i s t e r b 7b 4 C M7“ fi “ C M6“ fi “ ( C P U M : a d d r e s s 0 0 3 B1 C M 7= 0 C M 6= C M 5= M H z o s c i l l a t i n g C M 4= k H z s t o p p e d M i d d l e - s p e e d m o d e f (f) M H z C M 7= 0 C M 6= C M 5= M H z o s c i l l a t i n g C M 4= k H z o s c i l l a t i n g M i d d l e - s p e e d m o d e f (f) M H z C M 7= 0 C M 6= C M 5= M H z o s c i l l a t i n g C M 4= k H z s t o p p e d H i g h - s p e e d m o d e f (f) M H z C M 7= 1 C M 6= C M 5= M H z o s c i l l a t i n g C M 4= k H z o s c i l l a t i n g L o w - s p e e d m o d e f (f) k H z C M 7= 1 C M 6= C M 5= M H z s t o p p e d C M 4= k H z o s c i l l a t i n g L o w - s p e e d m o d e f (f) k H z C M 7= 0 C M 6= C M 5= M H z o s c i l l a t i n g C M 4= k H z o s c i l l a t i n g H i g h - s p e e d m o d e f (f) M H z 1 : S w i t c h t h e m o d e b y t h e a l l o w s s h o w n b e t w e e n t h e m o d e b l o c k s . ( D o n o t s w i t c h b e t w e e n t h e m o d e s d i r e c t l y w i t h o u t a n a l l o w . ) T h e a l l m o d e s c a n b e s w i t c h e d t o t h e s t o p m o d e o r t h e w a i t m o d e a n d r e t u r n t o t h e s o u r c e m o d e w h e n t h e s t o p m o d e o r t h e w a i t m o d e i s e n d e d T i m e r o p e r a t e s i n t h e w a i t m o d e W h e n t h e s t o p m o d e i s e n d e d a d e l a y o f a p p r o x i m a t e l y m s o c c u r s b y c o n n e c t i n g p r e s c a l e r a n d T i m e r i n m i d d l e h i g h s p e e d m o d e W h e n t h e s t o p m o d e i s e n d e d a d e l a y o f a p p r o x i m a t e l y s o c c u r s b y T i m e r a n d T i m e r i n l o w s p e e d m o d e : W a i t u n t i l o s c i l l a t i o n s t a b i l i z e s a f t e r o s c i l l a t i n g t h e m a i n c l o c k XI N b e f o r e t h e s w i t c h i n g f r o m t h e l o w s p e e d m o d e t o m i d d l e h i g h s p e e d m o d e T h e e x a m p l e a s s u m e s t h a t M H z i s b e i n g a p p l i e d t o t h e XI N p i n a n d k H z t o t h e XC I N p i n f i n d i c a t e s t h e i n t e r n a l c l o c k

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS PROCESSOR MODE Single-chip mode, memory expansion mode, and microprocessor mode in the M38867M8A/E8A can be selected by changing the contents of the processor mode bits (CM0 and CM1 : b1 and b0 of address 003B16). In memory expansion mode and microprocessor mode, memory can be expanded externally through ports P0 to P3. In these modes, ports P0 to P3 lose their I/O port functions and become bus pins. Fig. 62 Memory maps in various processor modes Fig. 63 Structure of CPU mode register (1) Single-chip mode Select this mode by resetting the microcomputer with CNVSS con- nected to VSS . (2) Memory expansion mode Select this mode by setting the processor mode bits (b1, b0) to “01” in software with CNVSS connected to VSS . This mode enables external memory expansion while maintaining the validity of the in- ternal ROM. However, do not set this mode in the M38869M8A/MCA/MFA and the flash memory version. (3) Microprocessor mode Select this mode by resetting the microcomputer with CNVSS con- nected to VCC , or by setting the processor mode bits to “10” in software with CNVSS connected to VSS . In microprocessor mode, the internal ROM is no longer valid and external memory must be used. Do not set this mode in the M38869M8A/MCA/MFA and the flash memory version. Port Name Port P0 Port P1 Port P2 Port P3 Function Outputs low-order 8 bits of address. Outputs high-order 8 bits of address. Operates as I/O pins for data D 7 to D0 (including instruction code). 0 and P31 function only as output pins (except that the port latch cannot be read). P32 is the ONW input pin. P33 is the RESETOUT output pin. (Note) P34 is the φ output pin. P35 is the SYNC output pin. P36 is the WR output pin, and P37 is the RD out- put pin. Table 15 Port functions in memory expansion mode and microprocessor mode Note :If CNVSS is connected to VSS , the microcomputer goes to single- chip mode after a reset, so that this pin cannot be used as the RESET OUT output pin. X X X X1 0 0 0 01 0 0 4 01 0 0 0 81 0 0 0 01 Y Y Y Y1 F F F F1 0 0 0 81 0 0 4 01 F F F F1 I n t e r n a l R A M r e s e r v e d a r e a I n t e r n a l R O M M e m o r y e x p a n s i o n m o d e T h e s h a d e d a r e a a r e e x t e r n a l m e m o r y a r e a . S F R a r e a X X X X 1 6 i n d i c a t e s t h e l a s t a d d r e s s o f i n t e r n a l R A M . Y Y Y Y i n d i c a t e s t h e f i r s t a d d r e s s o f i n t e r n a l R O M S F R a r e a M i c r o p r o c e s s o r m o d e * : I n t e r n a l R A M r e s e r v e d a r e a X X X X1 6 ** b 0 C P U m o d e r e g i s t e r C P U M a d d r e s s P r o c e s s o r m o d e b i t s ( C M 1, C M 0) b b S i n g l e c h i p m o d e M e m o r y e x p a n s i o n m o d e o t M i c r o p r o c e s s o r m o d e o t N o t a v a i l a b l e S t a c k p a g e s e l e c t i o n b i t p a g e p a g e b 7 N o t e : T h i s i s n o t a v a i l a b l e f o r t h e p r o d u c t s e x c e p t M M A E A

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS BUS CONTROL AT MEMORY EXPANSION The M38867M8A/E8A have a built-in ONW function to facilitate access to an external (expanded) memory and I/O devices in memory expansion mode or microprocessor mode. If an “L” level signal is input to the P3 2/ONW pin when the CPU is in a read or write state, the corresponding read or write cycle is extended by one cycle of φ. During this extended term, the RD and WR signals remain at “L.” This extension function is valid only for writing to and reading from addresses 0000 16 to 000716 and 044016 to FFFF16, and only read and write cycles are extended. Fig. 64 ONW function timing f R D W R O N W * ** * T e r m w h e r e O N W i n p u t s i g n a l i s r e c e i v e d . D u r i n g t h i s t e r m t h e O N W s i g n a l m u s t b e f i x e d a t e i t h e r H o r L A t a l l o t h e r t i m e s t h e i n p u t l e v e l o f t h e O N W s i g n a l h a s n o a f f e c t o n o p e r a t i o n s T h e b u s c y c l e s i s n o t e x t e n d e d f o r a n a d d r e s s i n t h e a r e a t o b e c a u s e t h e O N W s i g n a l i s n o t r e c e i v e d R e a d c y c l e W r i t e c y c l eD u m m y c y c l e W r i t e c y c l e R e a d c y c l eD u m m y c y c l e A D 1 5— A D 0

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS EPROM MODE The built-in PROM of the blank One Time PROM version and built- in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. The One Time PROM version and the built-in EPROM version have the function of the M5M27C101 corresponding for writing to the built-in PROM. Set the address of PROM program- mer in the user ROM area. The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To en- sure proper operation after programming, the procedure shown in Figure 65 is recommended to verify programming. Fig. 65 Programming and testing of One Time PROM version Table 16 Programming adapter Package 80P6Q-A 80D0 Name of Programming Adapter PCA4738H-80A PCA4738L-80A Table 17 PROM programmer setup Product name PROM programmer setup Corresponding device Writing area M38867E8AHP M38867E8AFS ROM area of microcomputer M5M27C101K byte program 0808016 0FFFD16 808016 FFFD 16 P r o g r a m m i n g w i t h P R O M p r o g r a m m e r S c r e e n i n g C a u t i o n C f o r h o u r s V e r i f i c a t i o n w i t h P R O M p r o g r a m m e r F u n c t i o n a l c h e c k i n t a r g e t d e v i c e T h e s c r e e n i n g t e m p e r a t u r e i s f a r h i g h e r t h a n t h e s t o r a g e t e m p e r a t u r e N e v e r e x p o s e t o C e x c e e d i n g h o u r s C a u t i o n :

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS FLASH MEMORY MODE The M38869FFAHP/GP has the flash memory mode in addition to the normal operation mode (microcomputer mode). The user can use this mode to perform read, program, and erase operations for the internal flash memory. The M38869FFAHP/GP has three modes the user can choose: the parallel input/output and serial input/output mode, where the flash memory is handled by using the external programmer, and the CPU reprogramming mode, where the flash memory is handled by the central processing unit (CPU). The following ex- plains these modes. (1) Flash memory mode 1 (parallel I/O mode) The parallel I/O mode can be selected by connecting wires as shown in Figures 65 and supplying power to the V CC and VPP pins. In this mode, the M38869FFAHP/GP operates as an equiva- lent of MITSUBISHI’s CMOS flash memory M5M28F101. However, because the M38869FFAHP/GP’s internal memory has a capacity of 60 Kbytes, programming is available for addresses 01000 16 to 0FFFF16, and make sure that the data in addresses 0000016 to 00FFF16 and addresses 1000016 to 1FFFF16 are FF16. Note also that the M38869FFAHP/GP does not contain a facility to read out a device identification code by applying a high voltage to address input (A9). Be careful not to erratically set program condi- tions when using a general-purpose PROM programmer. Table 18 shows the pin assignments when operating in the paral- lel input/output mode. Table 18 Pin assignments of M38869FFAHP/GP when operating in the parallel input/output mode VCC VPP VSS Address input Data I/O CE ___ OE ___ WE M38869FFAHP/GP VCC CNV SS VSS Ports P0, P1, P31 Port P2 P36 P37 P33 M5M28F101 VCC VPP VSS A0–A16 D 0–D 7 CE OE ___ WE Functional Outline (parallel input/output mode) In the parallel input/output mode, the M38869FFAHP/GP allow the user to choose an operation mode between the read-only mode and the read/write mode (software command control mode) de- pending on the voltage applied to the V PP pin. When VPP = VPP L, the read-only mode is selected, and the user can choose one of three states (e.g., read, output disable, or standby) depending on inputs to the CE, OE, and WE pins. When VPP = VPP H, the read/ write mode is selected, and the user can choose one of four states (e.g., read, output disable, standby, or write) depending on inputs to the CE, OE, and WE pins. Table 19 shows assignment states of control input and each state. l Read The microcomputer enters the read state by driving the CE, and OE pins low and the WE pin high; and the contents of memory corresponding to the address to be input to address input pins 0–A16). are output to the data input/output pins (D0–D 7). l Output disable The microcomputer enters the output disable state by driving the CE pin low and the WE and OE pins high; and the data input/out- put pins enter the floating state. l Standby The microcomputer enters the standby state by driving the CE pin high. the M38869FFAHP/GP is placed in a power-down state con- suming only a minimal supply current. At this time, the data input/ output pins enter the floating state. l Write The microcomputer enters the write state by driving the V PP pin high (VPP = VPP H) and then the WE pin low when the CE pin is low and the OE pin is high. In this state, software commands can be input from the data input/output pins, and the user can choose program or erase operation depending on the contents of this soft- ware command.Pin Mode Read Output disable Standby Read Output disable Standby Write Read-only Read/Write CE VIL VIL VIH VIL VIL VIH VIL VIL VIH VIL VIH VIH Table 19 Assignment sates of control input and each state OE ___ WE VIH VIH VIH VIH VIL VPP L VPP L VPP L VPP H VPP H VPP H VPP H VPP Output Floating Floating Output Floating Floating Input Data I/O Note: × can be VIL or VIH. State

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Supply 5 V ± 10 % to VCC and 0 V to VSS . Connect to 5 V ± 10 % in read-only mode, connect to 11.7 to 12.6 V in read/write mode. Connect to VSS . Connect a ceramic resonator between XIN and XOUT . Connect to VSS . Connect to VSS . Port P0 functions as 8-bit address input (A0–A7). Port P1 functions as 8-bit address input (A8–A15). Function as 8-bit data’s I/O pins (D0–D 7). P37, P36 and P33 function as the OE, CE and WE input pins respectively. P31 functions as the A16 input pin. Connect P30 and P32 to VSS . Input “H” or “L” to P34, P35, or keep them open. Connect P44, P46 to VSS . Input “H” or “L” to P40 - P43, P45, P47, or keep them open. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. Power supply V PP input Reset input Clock input Clock output Analog supply input Reference voltage input Address input (A 0–A7) Address input (A8–A15) Data I/O (D0–D 7) Control signal input Input port P4 Input port P5 Input port P6 Input port P7 Input port P8 Table 20 Pin description (flash memory parallel I/O mode) Pin Name Input Input Input Output Input Input Input I/O Input Input Input Input Input Input Input /Output Functions VCC , VSS CNV SS RESET XIN XOUT AV SS VREF P00–P07 P10–P17 P20–P27 P30–P37 P40–P47 P50–P57 P60–P67 P70–P77 P80–P87

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 66 Pin connection of M38869FFAHP/GP when operating in parallel input/output mode 1 234 789 1 056 4 14 24 34 44 54 64 74 84 95 05 15 25 35 45 55 65 75 85 96 0 6 1 6 2 6 3 6 4 6 5 6 6 6 7 6 8 6 9 7 0 7 1 P 30/ P W M 0 P 31/ P W M 1 P 62/ A N 2 P 61/ A N 1 P 60/ A N 0 P 77/ SC L P 76/ SD A P 75/ I N T4 P 74/ I N T3 P 72/ SC L K P 71/ SO U T P 70/ SI N P 57/ D A2/ P W M 1 P 50/ A0 P 45/ TXD P 44/ R XD P 43/ I N T1/ O B F0 P 63/ A N 3 P 64/ A N 4 P 65/ A N 5 P 66/ A N 6 A VS S P 67/ A N 7 VR E F VC C P 80/ D Q 0 P 81/ D Q 1 P 82/ D Q 2 P 83/ D Q 3 P 84/ D Q 4 P 85/ D Q 5 P 86/ D Q 6 P 87/ D Q 7 P 42/ I N T0/ O B F0 C N VS S XI N XO U T VS S R E S E T P 73/ SR D Y 2/ I N T2 P 55/ C N T R 1 P 54/ C N T R 0 P 56/ D A1/ P W M 0 P 40/ XC O U T P 41/ XC I N P 47/ SR D Y 1/ S1 P 52/ I N T3 0/ R P 53/ I N T4 0/ W P 51/ I N T2 0/ S0 P 34 P 35 P 00/ P 3R E F P 04 P 05 P 06 P 07 P 11 P 12 P 13 P 14 P 15 P 16 P 17 P 26 P 25 P 24 P 23 P 22 P 21 P 20 P 10 P 01 P 02 P 32 P 33 P 36 P 37 P 03 P 27 P 46/ SC L K 1/ O B F1 M 3 8 8 6 9 F F A H P M F F AGP V p p D 7 A 1 4 D 0 D 1 D 2 D 3 D 4 D 5 D 6 A 1 5 A 0 A 1 A 2 A 3 A 4 A 5 A 6 A 7 A 8 A 9 A 1 0 A 1 1 A 1 2 A 1 3 V s sV c c O E C E W E A 1 6 : C o n n e c t t o t h e c e r a m i c o s c i l l a t i o n c i r c u i t . i n d i c a t e s t h e f l a s h m e m o r y p i n

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Read-only Mode The microcomputer enters the read-only mode by applying VPP L to the VPP pin. In this mode, the user can input the address of a memory location to be read and the control signals at the timing shown in Figure 67, and the M38869FFAHP/GP will output the contents of the user’s specified address from data I/O pin to the external. In this mode, the user cannot perform any operation other than read. Fig. 67 Read timing Read/Write Mode The microcomputer enters the read/write mode by applying VPP H to the VPP pin. In this mode, the user must first input a software command to choose the operation (e. g., read, program, or erase) to be performed on the flash memory (this is called the first cycle), and then input the information necessary for execution of the com- mand (e.g, address and data) and control signals (this is called the second cycle). When this is done, the M38869FFAHP/GP ex- ecutes the specified operation. Table 21 shows the software commands and the input/output in- formation in the first and the second cycles. The input address is ___ latched internally at the falling edge of the WE input; software commands and other input data are latched internally at the rising ___ edge of the WE input. The following explains each software command. Refer to Figures 68 to 70 for details about the signal input/output timings. Table 21 Software command (Parallel input/output mode) Symbol Read Program Program verify Erase Erase verify Reset Device identification Address input Verify address First cycle Data input 4016 C0 16 2016 A016 FF16 9016 Address input Read address Program address ADI Second cycle Data I/O Read data (Output) Program data (Input) Verify data (Output) 16 (Input) Verify data (Output) FF16 (Input) DDI (Output) Note: ADI = Device identification address : manufacturer’s code 0000016, device code 0000116 DDI = Device identification data : manufacturer’s code 1C16, device code D016 X can be VIL or VIH. Address Valid address tRC ta(CE) tWRR tDF ta(OE) tDH tOLZ Floating Floating tCLZ ta(AD) VIH VIL VIH VIL VIH VIL VIH VIL VOH VOL CE OE WE Data Dout

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Read command The microcomputer enters the read mode by inputting command code “0016” in the first cycle. The command code is latched into ___ the internal command latch at the rising edge of the WE input. When the address of a memory location to be read is input in the second cycle, with control signals input at the timing shown in Figure 68, the M38869FFAHP/GP outputs the contents of the specified address from the data I/O pins to the external. The read mode is retained until any other command is latched into the command latch. Consequently, once the M38869FFAHP/GP en- ters the read mode, the user can read out the successive memory contents simply by changing the input address and executing the second cycle only. Any command other than the read command must be input beginning from its command code over again each time the user execute it. The contents of the command latch immedi- ately after power-on is 00 16. Fig. 68 Timings during reading Address Valid address tWC tCH tCS tRC ta(CE) tDFtWRRtWPtRRW ta(OE) tDHtDH tVSC tCLZ tOLZ tDS ta(AD) VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL VPP H VPP L CE OE WE Data VPP Dout0016

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Program command The microcomputer enters the program mode by inputting com- mand code “4016” in the first cycle. The command code is latched ___ into the internal command latch at the rising edge of the WE input. When the address which indicates a program location and data is input in the second cycle, the M38869FFAHP/GP internally ___ latches the address at the falling edge of the WE input and the ___ data at the rising edge of the WE input. The M38869FFAHP/GP ___ starts programming at the rising edge of the WE input in the sec- ond cycle and finishes programming within 10 µs as measured by its internal timer. Programming is performed in units of bytes. Note: A programming operation is not completed by executing the program command once. Always be sure to execute a pro- gram verify command after executing the program command. When the failure is found in this verification, the user must re- peatedly execute the program command until the pass. Refer to Figure 71 for the programming flowchart. l Program verify command The microcomputer enters the program verify mode by inputting command code “C0 16” in the first cycle. This command is used to verify the programmed data after executing the program com- mand. The command code is latched into the internal command ___ latch at the rising edge of the WE input. When control signals are input in the second cycle at the timing shown in Figure 69, the M38869FFAHP/GP outputs the programmed address’s contents to the external. Since the address is internally latched when the pro- gram command is executed, there is no need to input it in the second cycle. Fig. 69 Input/output timings during programming (Verify data is output at the same timing as for read.) Address Program Program verify Program address tWC tCS tRRW tWP tWPH tWP tDP tDS

4016 D IN C0 16 Dout

tDH tDH Verify data outputtDH tVSC tDS tWP tWRR tCS tCS tCH tCH tCH tAS tAH VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL VPP H VPP L CE OE WE Data VPP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Erase command The erase command is executed by inputting command code 2016 in the first cycle and command code 2016 again in the second cycle. The command code is latched into the internal command ___ latch at the rising edges of the WE input in the first cycle and in the second cycle, respectively. The erase operation is initiated at ___ the rising edge of the WE input in the second cycle, and the memory contents are collectively erased within 9.5 ms as mea- sured by the internal timer. Note that data 0016 must be written to all memory locations before executing the erase command. Note: An erase operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the fail- ure is found in this verification, the user must repeatedly ex- ecute the erase command until the pass. Refer to Figure 71 for the erase flowchart. Fig. 70 Input/output timings during erasing (verify data is output at the same timing as for read.) l Erase verify command The user must verify the contents of all addresses after complet- ing the erase command. The microcomputer enters the erase verify mode by inputting the verify address and command code 16 in the first cycle. The address is internally latched at the fall- ___ ing edge of the WE input, and the command code is internally ___ latched at the rising edge of the WE input. When control signals are input in the second cycle at the timing shown in Figure 70, the M38869FFAHP/GP outputs the contents of the specified address to the external. Note: If any memory location where the contents have not been erased is found in the erase verify operation, execute the op- eration of “erase → erase verify” over again. In this case, however, the user does not need to write data 00 16 to memory locations before erasing. Address Erase Erase verify Verify address tWC tCS tRRW tWP tWPH tWP tDE tDS 2016 2016 A016 Dout tDS tDH tDH Verify data output tDHtVSC tDS tWP tWRR tCS tCS tCH tCH tCH tAS tAH VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL VPP H VPP L CE OE WE Data VPP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Reset command The reset command provides a means of stopping execution of the erase or program command safely. If the user inputs command code FF 16 in the second cycle after inputting the erase or program command in the first cycle and again input command code FF16 in the third cycle, the erase or program command is disabled (i.e., reset), and the M38869FFAHP/GP is placed in the read mode. If the reset command is executed, the contents of the memory does not change. l Device identification code command By inputting command code 90 16 in the first cycle, the user can read out the device identification code. The command code is latched into the internal command latch at the rising edge of the ___ WE input. At this time, the user can read out manufacture’s code 1C 16 (i.e., MITSUBISHI) by inputting 000016 to the address input pins in the second cycle; the user can read out device code D016 (i. e., 1M-bit flash memory) by inputting 000116. These command and data codes are input/output at the same tim- ing as for read.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 71 Programming/Erasing algorithm flow chart START VCC = 5 V, VPP = VPP H ADRS = first location X = 0 WRITE PROGRAM COMMAND WRITE PROGRAM DATA DURATION = 10 µs X = X + 1 WRITE PROGRAM-VERIFY COMMAND 4016 D IN C0 16 0016 DURATION = 6 µs X = 25 ? LAST ADRS ? NO INC ADRS WRITE READ COMMAND VPP = VPP L DEVICE PASSED DEVICE FAILED VERIFY BYTE ? VERIFY BYTE ? FAIL FAIL Program Erase YES YES NO PASS PASS START VCC = 5 V, VPP = VPP H ADRS = first location X = 0 WRITE ERASE COMMAND PROGRAM ALL BYTES = 0016 ALL BYTES = 0016 ? WRITE ERASE COMMAND DURATION = 9.5 ms X = X + 1 WRITE ERASE-VERIFY COMMAND 2016 2016 A016 0016 DURATION = 6 µs X = 1000 ? LAST ADRS ? NO INC ADRS WRITE READ COMMAND VPP = VPP L DEVICE PASSED DEVICE FAILED VERIFY BYTE ? VERIFY BYTE ? FAIL FAIL YES YES NO PASS PASS YES NO

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 22 DC ELECTRICAL CHARACTERISTICS (T a = 25 °C, VCC = 5 V ± 10 %, unless otherwise noted) Symbol Max. 100 100 100 0.8 VCC 0.45 VCC + 1.0 12.6 VCC = 5.5 V, CE = VIH VCC = 5.5 V,__ CE = VCC ± 0.2 V VCC = 5.5 V, CE = VIL, tRC = 150 ns, IOUT = 0 mA VPP = VPP H VPP = VPP H 0≤VPP ≤VCC VCC <VPP ≤VCC + 1.0 V VPP = VPP H VPP = VPP H VPP = VPP H IOL = 2.1 mA IOH = –400 µA IOH = –100 µA ISB1 ISB2 ICC1 ICC2 ICC3 IPP1 IPP2 IPP3 VIL VIH VOL VOH1 VOH2 VPP L VPP H VCC supply current (at standby) VCC supply current (at read) VCC supply current (at program) VCC supply current (at erase) VPP supply current (at read) VPP supply current (at program) VPP supply current (at erase) “L” input voltage “H” input voltage “L” output voltage “H” output voltage V PP supply voltage (read only) VPP supply voltage (read/write) Parameter Test conditions Typ.Min. Limits mA µA mA mA mA µA µA µA mA mA V V V V V V V Unit 2.0 2.4 VCC –0.4 VCC 11.7 12.0 AC ELECTRICAL CHARACTERISTICS (T a = 25 °C, VCC = 5 V ± 10 %, unless otherwise noted) Table 23 Read-only mode Symbol Max.Parameter Min. Limits Unit tRC ta(AD) ta(CE) ta(OE) tCLZ tOLZ tDF tDH tWRR Read cycle time Address access time CE access time OE access time Output enable time (after CE) Output enable time (after OE) Output floating time (after OE) __ __ Output valid time (after CE, OE, address) Write recovery time (before read) 250 250 250 100 ns ns ns ns ns ns ns ns µs Table 24 Read/Write mode Symbol Max.Parameter Min. Limits Unit tWC tAS tAH tDS tDH tWRR tRRW tCS tCH tWP tWPH tDP tDE tVSC Write cycle time Address set up time Address hold time Data setup time Data hold time Write recovery time (before read) Read recovery time (before write) CE setup time CE hold time Write pulse width Write pulse waiting time Program time Erase time V PP setup time 150 9.5 ns ns ns ns ns µs µs ns ns ns ns µs ms µs Note: Read timing of Read/Write mode is same as Read-only mode.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS (2) Flash memory mode 2 (serial I/O mode) The M38869FFAHP/GP has a function to serially input/output the software commands, addresses, and data required for operation on the internal flash memory (e. g., read, program, and erase) us- ing only a few pins. This is called the serial I/O (input/output) mode. This mode can be selected by driving the SDA (serial data input/output), SCLK (serial clock input ), and OE pins high after connecting wires as shown in Figures 72 and powering on the VCC pin and then applying VPP H to the VPP pin. In the serial I/O mode, the user can use six types of software com- mands: read, program, program verify, erase, erase verify and error check. Serial input/output is accomplished synchronously with the clock, beginning from the LSB (LSB first). Fig. 72 Pin connection of M38869FFAHP/GP when operating in serial I/O mode 1 234 789 1 056 P 30/ P W M 0 P 31/ P W M 1 P 62/ A N 2 P 61/ A N 1 P 60/ A N 0 P 77/ SC L P 76/ SD A P 75/ I N T4 P 74/ I N T3 P 72/ SC L K P 71/ SO U T P 70/ SI N P 57/ D A2/ P W M 1 P 50/ A0 P 45/ TXD P 44/ R XD P 43/ I N T1/ O B F0 P 63/ A N 3 P 64/ A N 4 P 65/ A N 5 P 66/ A N 6 A VS S P 67/ A N 7 VR E F VC C P 80/ D Q 0 P 81/ D Q 1 P 82/ D Q 2 P 83/ D Q 3 P 84/ D Q 4 P 85/ D Q 5 P 86/ D Q 6 P 87/ D Q 7 P 42/ I N T0/ O B F0 C N VS S XI N XO U T VS S R E S E T P 73/ SR D Y 2/ I N T2 P 55/ C N T R 1 P 54/ C N T R 0 P 56/ D A1/ P W M 0 P 40/ XC O U T P 41/ XC I N P 47/ SR D Y 1/ S1 P 52/ I N T3 0/ R P 53/ I N T4 0/ W P 51/ I N T2 0/ S0 P 34 P 35 P 00/ P 3R E F P 04 P 05 P 06 P 07 P 11 P 12 P 13 P 14 P 15 P 16 P 17 P 26 P 25 P 24 P 23 P 22 P 21 P 20 P 10 P 01 P 02 P 32 P 33 P 36 P 37 P 03 P 27 P 46/ SC L K 1/ O B F1 M 3 8 8 6 9 F F A H P M F F A G P V p p O E V s sV c c S D A B U S Y S C L K : C o n n e c t t o t h e c e r a m i c o s c i l l a t i o n c i r c u i t . i n d i c a t e s t h e f l a s h m e m o r y p i n

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 25 Pin description (flash memory serial I/O mode) VCC , VSS CNV SS RESET XIN XOUT AV SS VREF P00–P07 P10–P17 P20–P27 P30–P36 P37 P40–P43, P45 P44 P46 P47 P50–P57 P60–P67 P70–P77 P80–P87 Pin Power supply VPP input Reset input Clock input Clock output Analog supply input Reference voltage input Input port P0 Input port P1 Input port P2 Input port P3 Control signal input Input port P4 SDA I/O SCLK input BUSY output Input port P5 Input port P6 Input port P7 Input port P8 Name Input Input Input Output Input Input Input Input Input Input Input I/O Input Output Input Input Input Input Input /Output Functions Supply 5 V ± 10 % to VCC and 0 V to VSS . Connect to 11.7 to 12.6 V. Connect to V SS . Connect a ceramic resonator between XIN and XOUT . Connect to VSS . Input an arbitrary level between the range of VSS and VCC . Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. OE input pin Input “H” or “L” to P40 - P43, P45, or keep them open. This pin is for serial data I/O. This pin is for serial clock input. This pin is for BUSY signal output. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open. Input “H” or “L”, or keep them open.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Functional Outline (serial I/O mode) In the serial I/O mode, data is transferred synchronously with the clock using serial input/output. The input data is read from the SDA pin into the internal circuit synchronously with the rising edge of the serial clock pulse; the output data is output from the SDA pin synchronously with the falling edge of the serial clock pulse. Data is transferred in units of eight bits. In the first transfer, the user inputs the command code. This is fol- lowed by address input and data input/output according to the contents of the command. Table 26 shows the software com- mands used in the serial I/O mode. The following explains each software command. Table 26 Software command (serial I/O mode) Read Program Program verify Erase Erase verify Error check Number of transfers Command First command code input 0016 4016 C0 16 2016 A016 8016 Read address L (Input) Program address L (Input) Verify data (Output) 16 (Input) Verify address L (Input) Error code (Output) Second Read address H (Input) Program address H (Input) Verify address H (Input) Third Fourth Read data (Output) Program data (Input) Verify data (Output) l Read command Input command code 00 16 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the OE pin low. When this is done, the M38869FFAHP/GP reads out the contents of the specified address, and then latchs it into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the read data that has been latched into the data latch is serially output from the SDA pin. Fig. 73 Timings during reading “L” SCLK BUSY OE SDA tCH A0 A7 A8 A15 D 0 D 7 tCH tCR Command code input (0016) Read address input (L) Read address input (H) Read data output tWR Read tRC Note : When outputting the read data, the SDA pin is switched for output at the first falling edge of SCLK. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of SCLK (at the 8th bit). 00000000

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Program command Input command code 4016 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and then program data. Programming is initiated at the last rising edge of the serial clock during program data transfer. The BUSY pin is driven high during program operation. Programming is completed within 10 µs as measured by the internal timer, and the BUSY pin is pulled low. Note :A programming operation is not completed by executing the program command once. Always be sure to execute a pro- gram verify command after executing the program command. When the failure is found in the verification, the user must re- peatedly execute the program command until the pass in the verification. Refer to Figure 71 for the programming flowchart. l Program verify command Input command code C016 in the first transfer. Proceed and drive the OE pin low. When this is done, The M38869FFAHP/GP verify- reads the programmed address’s contents, and then latchs it into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin. Fig. 75 Timings during program verify Fig. 74 Timings during programming SCLK BUSY OE SDA tCH 00000010 A7 A8 A15 D 0 D 7 tCH tCH tPC Command code input (4016) Program address input (L) Program address input (H)Program data input tWP Program SCLK BUSY OE SDA D 0 D 7 tCRPV Command code input (C016) Verify data output tWR Verify read tRC Note: When outputting the verify data, the SDA pin is switched for output at the first falling edge of SCLK. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of SCLK (at the 8th bit). 00000011 “L”

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Erase command Input command code 2016 in the first transfer and command code 2016 again in the second transfer. When this is done, the M38869FFAHP/GP executes an erase command. Erase is initi- ated at the last rising edge of the serial clock. The BUSY pin is driven high during the erase operation. Erase is completed within 9.5 ms as measured by the internal timer, and the BUSY pin is pulled low. Note that data 00 16 must be written to all memory loca- tions before executing the erase command. Note: A erase operation is not completed by executing the erase command once. Always be sure to execute a erase verify command after executing the erase command. When the fail- ure is found in the verification, the user must repeatedly ex- ecute the erase command until the pass in the verification. Refer to Figure 71 for the erase flowchart. Fig. 76 Timings at erasing l Erase verify command The user must verify the contents of all addresses after complet- ing the erase command. Input command code A0 16 in the first transfer. Proceed and input the low-order 8 bits and the high-order 8 bits of the address and pull the OE pin low. When this is done, the M38869FFAHP/GP reads out the contents of the specified ad- dress, and then latchs it into the internal data latch. When the OE pin is released back high and serial clock is input to the SCLK pin, the verify data that has been latched into the data latch is serially output from the SDA pin. Note: If any memory location where the contents have not been erased is found in the erase verify operation, execute the op- eration of “erase → erase verify” over again. In this case, however, the user does not need to write data 00 16 to memory locations before erasing. Fig. 77 Timings during erase verify twE SCLK BUSY OE SDA tCH tEC 00000100 00000100 Command code input (2016) Command code input (2016) Erase “H” “L” SCLK BUSY OE SDA tCH A0 A7 A8 A15 D 0 D 7 tCH tCREV Command code input (A016) Verify address input (L) Verify address input (H) Verify data output tWR Verify read tRC Note : When outputting the verify data, the SDA pin is switched for output at the first falling edge of SCLK. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of SCLK (at the 8th bit). 00000101

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Error check command Input command code 80 16 in the first transfer, and the M38869FFAHP/GP outputs error information from the SDA pin, beginning at the next falling edge of the serial clock. If the LSB bit of the 8-bit error information is 1, it indicates that a command error has occurred. A command error means that some invalid com- mands other than commands shown in Table 26 has been input. When a command error occurs, the serial communication circuit sets the corresponding flag and stops functioning to avoid an erro- neous programming or erase. When being placed in this state, the serial communication circuit does not accept the subsequent serial clock and data (even including an error check command). There- fore, if the user wants to execute an error check command, temporarily drop the V PP pin input to the VPP L level to terminate the serial input/output mode. Then, place the M38869FFAHP/GP into the serial I/O mode back again. The serial communication cir- cuit is reset by this operation and is ready to accept commands. The error flag alone is not cleared by this operation, so the user can examine the serial communication circuit’s error conditions before reset. This examination is done by the first execution of an error check command after the reset. The error flag is cleared when the user has executed the error check command. Because the error flag is undefined immediately after power-on, always be sure to execute the error check command. Fig. 78 Timings at error checking Note: The programming/erasing algorithm flow chart of the serial I/O mode is the same as that of the parallel I/O mode. Re- fer to Figure 71. SCLK BUSY OE SDA tCH Command code input (8016) Error flag output Note: When outputting the error flag, the SDA pin is switched for output at the first falling edge of the serial clock. The SDA pin is placed in the floating state during the period of th(C-E) after the last rising edge of the serial clock (at the 8th bit). “H” “L”

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS DC ELECTRICAL CHARACTERISTICS (Ta = 25 °C, VCC = 5 V ± 10 %, VPP = 11.7 to 12.6 V, unless otherwise noted) ICC , IPP -relevant standards during read, program, and erase are the same as in the parallel input/output mode. VIH, VIL, VOH , VOL , IIH, and IIL for the SCLK, SDA, BUSY , OE pins conform to the microcomputer modes. Table 27 AC Electrical characteristics (Ta = 25 °C, VCC = 5 V ± 10 %, VPP = 11.7 to 12.6 V, f(XIN) = 10 MHz, unless otherwise noted) Symbol Max. 9.5 250(Note 4) tCH tCR tWR tRC tCRPV tWP tPC tCREV tWE tEC tc(CK) tw(CKH) tw(CKL) tr(CK) tf(CK) td(C-Q) th(C-Q) th(C-E) tsu(D-C) th(C-D) Serial transmission interval Read waiting time after transmission Read pulse width Transfer waiting time after read Waiting time before program verify Programming time Transfer waiting time after programming Waiting time before erase verify Erase time Transfer waiting time after erase SCLK input cycle time SCLK high-level pulse width SCLK low-level pulse width SCLK rise time SCLK fall time SDA output delay time SDA output hold time SDA output hold time (only the 8th bit) SDA input set up time SDA input hold time Parameter ns ns ns ns µs µs ns ns ns ns ns ns ns ns ns ns ns ns UnitMin. 500 (Note 1) 500(Note 1) 400(Note 2) 500(Note 1) 500(Note 1) 500(Note 1) 250 100 100 150 (Note 3) Limits Notes 1: When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 1. Formula 1 : × 106 2: When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 2. Formula 2 : × 106 3: When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 3. Formula 3 : × 106 4: When f(XIN) = 10 MHz or less, calculate the minimum value according to formula 4 Formula 4 : × 106 5000 f(XIN) 4000 f(XIN) 2500 f(XIN) 1500 f(XIN) AC waveforms SCLK SDA input Test conditions for AC characteristics

• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V
• Input timing voltage : VIL = 0.2 VCC , VIH = 0.8 VCC SDA output tc(CK) tr(CK) td(C-Q) tsu(D-C) th(C-D) th(C-E) th(C-Q) tf(CK) tw(CKL) tw(CKH)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS (3) Flash memory mode 3 (CPU reprogramming mode) The M38869FFAHP/GP has the CPU reprogramming mode where a built-in flash memory is handled by the central processing unit (CPU). In CPU reprogramming mode, the flash memory is handled by writing and reading to/from the flash memory control register (see Figure 79) and the flash command register (see Figure 80). The CNV SS pin is used as the VPP power supply pin in CPU repro- gramming mode. It is necessary to apply the power-supply voltage of V PP H from the external to this pin. Functional Outline (CPU reprogramming mode) Figure 79 shows the flash memory control register bit configura- tion. Figure 80 shows the flash command register bit configuration. Bit 0 of the flash memory control register is the CPU reprogram- ming mode select bit. When this bit is set to “1” and V PP H is applied to the CNVss/VPP pin, the CPU reprogramming mode is selected. Whether the CPU reprogramming mode is realized or not is judged by reading the CPU reprogramming mode monitor flag (bit 2 of the flash memory control register). Bit 1 is a busy flag which becomes “1” during erase and program execution. Whether these operations have been completed or not is judged by checking this flag after each command of erase and the pro- gram is executed. Bits 4, 5 of the flash memory control register are the erase/pro- gram area select bits. These bits specify an area where erase and program is operated. When the erase command is executed after an area is specified by these bits, only the specified area is erased. Only for the specified area, programming is enabled; for the other areas, programming is disabled. When CPU reprogramming mode is valid, the area where is not specified by the erase/program area select bits cannot be read out. Transfer CPU reprogramming mode control program to internal RAM before entering the CPU reprogramming mode, and then ex- ecute this program on internal RAM. If an interrupt occurs while this program is being executed, the flash memory area is accessed, but normally operation cannot be performed because the flash memory area cannot be read out. During CPU reprogramming mode control program execution, ex- ecute the processing such as interrupt disabled, etc. Figure 81 shows the CPU mode register bit configuration in the CPU reprogramming mode. Set bits 1 and 0 to “00” (single-chip mode) in the CPU reprogramming mode. Fig. 79 Flash memory control register bit configuration 76543210 Flash memory control regsiter (FCON : address 0FFE16) CPU reprogramming mode select bit (Note) 0 : CPU reprogramming mode is invalid. (Normal operation mode) 1 : When applying 0 V or V PP L to CNVSS /VPP pin, CPU reprogramming mode is invalid. When applying VPP H to CNVSS /VPP pin, CPU reprogramming mode is valid. Erase/Program busy flag 0 : Erase and program are completed or not have been executed. 1 : Erase/program is being executed. CPU reprogramming mode monitor flag 0 : CPU reprogramming mode is invalid. 1 : CPU reprogramming mode is valid. Erase/Program area select bits 0 0 : Addresses 1000 16 to FFFF16 (total 60 Kbytes) 0 1 : Addresses 100016 to 7FFF16 (total 28 Kbytes) 1 0 : Addresses 800016 to FFFF16 (total 32 Kbytes) 1 1 : Not available Fix this bit to “0.” Fix this bit to “0.” Note: Bit 0 can be reprogrammed only when 0 V is applied to the CNVSS /VPP pin. Not used (returns "0" when read)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l CPU reprogramming mode operation procedure The operation procedure in CPU reprogramming mode is de- scribed below. < Beginning procedure > À Apply 0 V to the CNVss/V PP pin for reset release. \` After CPU reprogramming mode control program is transferred to internal RAM, jump to this control program on RAM. (The follow- ing operations are controlled by this control program). ´ Set “1" to the CPU reprogramming mode select bit. ˆ Apply V PP H to the CNVSS /VPP pin. ˜ Wait till CNVSS /VPP pin becomes 12 V. ¯ Read the CPU reprogramming mode monitor flag to confirm whether the CPU reprogramming mode is valid. ˘ The operation of the flash memory is executed by software-com- mand-writing to the flash command register . Note: The following are necessary other than this:

• Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory
• Initial setting for ports etc.
• Writing to the watchdog timer < Release procedure > À Apply 0V to the CNV SS /VPP pin. \` Wait till CNVSS /VPP pin becomes 0V. ´ Set the CPU reprogramming mode select bit to “0.” Each software command is explained as follows. l Read command When “00 16" is written to the flash command register, the M38869FFAHP/GP enters the read mode. The contents of the corresponding address can be read by reading the flash memory (For instance, with the LDA instruction etc.) under this condition. The read mode is maintained until another command code is written to the flash command register. Accordingly, after setting the read mode once, the contents of the flash memory can continuously be read. After reset and after the reset command is executed, the read mode is set. Fig. 80 Flash command register bit configuration Fig. 81 CPU mode register bit configuration in CPU rewriting mode Writing of software command <Command code> “0016” “4016” “C016” “2016” + “2016” “A016” “FF16” + “FF16” <Software command name>
• Read command
• Program command
• Program verify command
• Erase command
• Erase verify command
• Reset command Note: The flash command register is write-only register. Flash command register (FCMD : address 0FFF 16) 76 5 4 3 21 0 C P U m o d e r e g i s t e r P U M a d d r e s s 0 0 3 B1 b 7 b 0 S t a c k p a g e s e l e c t i o n b i t p a g e p a g e R e s e r v e d D o n o t w r i t e t o t h i s b i t w h e n u s i n g XC I N – XC O U T o s c i l l a t i o n f u n c t i o n P r o c e s s o r m o d e b i t s b b S i n g l e c h i p m o d e N o t a v a i l a b l e X N o t a v a i l a b l e P o r t XC s w i t c h b i t I O p o r t f u n c t i o n s t o p o s c i l l a t i n g XC I N – XC O U T o s c i l l a t i n g f u n c t i o n M a i n c l o c k ( XI N – XO U T) s t o p b i t O s c i l l a t i n g S t o p p e d M a i n c l o c k d i v i s i o n r a t i o s e l e c t i o n b i t s b b f f XI N ) h i g h s p e e d m o d e f f XI N ) m i d d l e s p e e d m o d e f f XC I N ) l o w s p e e d m o d e N o t a v a i l a b l e

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS l Program command When “40 16” is written to the flash command register, the M38869FFAHP/GP enters the program mode. Subsequently to this, if the instruction (for instance, STA instruction) for writing byte data in the address to be programmed is executed, the control circuit of the flash memory executes the program. The erase/program busy flag of the flash memory control register is set to “1” when the program starts, and becomes “0” when the program is completed. Accordingly, after the write in- struction is executed, CPU can recognize the completion of the program by polling this bit. The programmed area must be specified beforehand by the erase/ program area select bits. During programming, watchdog timer stops with “FFFF 16” set. Note: A programming operation is not completed by executing the program command once. Always be sure to execute a pro- gram verify command after executing the program command. When the failure is found in this verification, the user must re- peatedly execute the program command until the pass. Refer to Figure 82 for the flow chart of the programming. l Program verify command When “C0 16” is written to the flash command register, the M38869FFAHP/GP enters the program verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified (i.e., previously pro- grammed address), the contents which has been written to the address actually is read. CPU compares this read data with data which has been written by the previous program command. In consequence of the compari- son, if not agreeing, the operation of “program → program verify” must be executed again. l Erase command When writing “20 16” twice continuously to the flash command reg- ister, the flash memory control circuit performs erase to the area specified beforehand by the erase/program area select bits. Erase/program busy flag of the flash memory control register be- comes “1” when erase begins, and it becomes “0” when erase completes. Accordingly, CPU can recognize the completion of erase by polling this bit. Data “00 16” must be written to all areas to be erased by the pro- gram and the program verify commands before the erase command is executed. During erasing, watchdog timer stops with “FFFF 16” set. Note: The erasing operation is not completed by executing the erase command once. Always be sure to execute an erase verify command after executing the erase command. When the fail- ure is found in this verification, the user must repeatedly ex- ecute the erase command until the pass. Refer to Figure 82 for the erasing flowchart. l Erase verify command When “A0 16” is written to the flash command register, the M38869FFAHP/GP enters the erase verify mode. Subsequently to this, if the instruction (for instance, LDA instruction) for reading byte data from the address to be verified, the contents of the ad- dress is read. CPU must erase and verify to all erased areas in a unit of ad- dress. If the address of which data is not “FF 16” (i.e., data is not erased) is found, it is necessary to discontinue erasure verification there, and execute the operation of “erase → erase verify” again. Note: By executing the operation of “erase → erase verify” again when the memory not erased is found. It is unnecessary to write data “00 16” before erasing in this case. l Reset command The reset command is a command to discontinue the program or erase command on the way. When “FF 16” is written to the command register two times continuously after “4016” or “2016” is written to the flash command register, the program, or erase command becomes invalid (reset), and the M38869FFAHP/GP enters the reset mode. The contents of the memory does not change even if the reset com- mand is executed. DC Electric Characteristics Note: The characteristic concerning the flash memory part are the same as the characteristic of the parallel I/O mode. AC Electric Characteristics Note: The characteristics are the same as the characteristic of the microcomputer mode.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 82 Flowchart of program/erase operation at CPU reprogramming mode ERASE PROGRAM BUSY FLAG = 0 START ADRS = first location X = 0 WRITE PROGRAM COMMAND WRITE PROGRAM DATA WAIT 1µs X = X + 1 WRITE PROGRAM-VERIFY COMMAND 4016 DIN C0 16 0016 DURATION = 6 µs X = 25 ? LAST ADRS ?NOINC ADRS WRITE READ COMMAND DEVICE PASSED DEVICE FAILED VERIFY BYTE ? VERIFY BYTE ? FAIL FAIL Program Erase YES YES NO PASS PASS START ADRS = first location X = 0 WRITE ERASE COMMAND PROGRAM ALL BYTES = 0016 ALL BYTES = 0016 ? WRITE ERASE COMMAND X = X + 1 WRITE ERASE-VERIFY COMMAND 2016 2016 A016 0016 DURATION = 6 µs X = 1000 ? LAST ADRS ? NO INC ADRS WRITE READ COMMAND DEVICE PASSED DEVICE FAILED VERIFY BYTE ? VERIFY BYTE ? FAIL FAIL YES YES NO PASS PASS YES NO ERASE PROGRAM BUSY FLAG = 0 WAIT 1µs NO YES YES NO

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS NOTES ON PROGRAMMING Processor Status Register The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is “1.” Af- ter a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations. Interrupts The contents of the interrupt request bits do not change immedi- ately after they have been written. After writing to an interrupt request register, execute at least one instruction before perform- ing a BBC or BBS instruction. Decimal Calculations

• To calculate in decimal notation, set the decimal mode flag (D) to “1”, then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction be- fore executing a SEC, CLC, or CLD instruction.
• In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid. Timers If a value n (between 0 and 255) is written to a timer latch, the fre- quency division ratio is 1/(n+1). Multiplication and Division Instructions
• The index X mode (T) and the decimal mode (D) flags do not af- fect the MUL and DIV instruction.
• The execution of these instructions does not change the con- tents of the processor status register. Ports The contents of the port direction registers cannot be read. The following cannot be used:
• The data transfer instruction (LDA, etc.)
• The operation instruction when the index X mode flag (T) is “1”
• The instruction with the addressing mode which uses the value of a direction register as an index
• The bit-test instruction (BBC or BBS, etc.) to a direction register
• The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register. Use instructions such as LDM and STA, etc., to set the port direc- tion registers. Serial I/O In clock synchronous serial I/O, if the receive side is using an ex- ternal clock and it is to output the S RDY1 signal, set the transmit enable bit, the receive enable bit, and the SRDY1 output enable bit to “1.” Serial I/O1 continues to output the final bit from the TXD pin after transmission is completed. SOUT2 pin for serial I/O2 goes to high impedance after transfer is completed. When in serial I/O1 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is “H.” A-D Converter The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low. Therefore, make sure that f(X IN) is at least on 500 kHz during an A-D conversion. Do not execute the STP or WIT instruction during an A-D conver- sion. D-A Converter The accuracy of the D-A converter becomes rapidly poor under the VCC = 4.0 V or less condition; a supply voltage of VCC ≥ 4.0 V is recommended. When a D-A converter is not used, set all values of D-Ai conversion registers (i=1, 2) to “00 16.” Instruction Execution Time The instruction execution time is obtained by multiplying the pe- riod of the internal clock φ by the number of cycles needed to execute an instruction. The number of cycles required to execute an instruction is shown in the list of machine instructions. The period of the internal clock φ is half of the X IN period in high- speed mode. When the ONW function is used in modes other than single-chip mode, the period of the internal clock φ may be four times that of the XIN.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS NOTES ON USAGE Handling of Power Source Pins In order to avoid a latch-up occurrence, connect a capacitor suit- able for high frequencies as bypass capacitor between power source pin (V CC pin) and GND pin (VSS pin), between power source pin (VCC pin) and analog power source input pin (AVSS pin), and between program power source pin (CNVss/VPP ) and GND pin for flash memory version when on-board reprogramming is executed. Besides, connect the capacitor to as close as pos- sible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01 µF–0.1 µF is recommended. EPROM version/One Time PROM version/ Flash memory version The CNV SS pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (V PP pin) as well. To improve the noise reduction, connect a track between CNVSS pin and VSS pin or VCC pin with 1 to 10 kΩ resistance. The mask ROM version track of CNVSS pin has no operational in- terference even if it is connected to Vss pin or Vcc pin via a resistor. Erasing of Flash memory version Set addresses 0100016 to 0FFFF16 as memory area for erasing in the parallel serial I/O mode and the serial I/O mode. If the memory area for erasing is set to mistaken area, the product may be per- manently damaged. DATA REQUIRED FOR MASK ORDERS The following are necessary when ordering a mask ROM produc- tion: 1.Mask ROM Confirmation Form 2.Mark Specification Form 3.Data to be written to ROM, in EPROM form (three identical cop- ies) DATA REQUIRED FOR One Time PROM PROGRAMMING ORDERS The following are necessary when ordering a PROM programming service: 1.ROM Programming Confirmation Form 2.Mark Specification Form 3.Data to be programmed to PROM, in EPROM form (three identi- cal copies)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS

ELECTRICAL CHARACTERISTICS

Table 28 Absolute maximum ratings Power source voltageS (Note 1) Power source voltageS (Note 2) Input voltage P00–P0 7, P10–P17, P20–P2 7, P30–P3 7, P40–P47, P50–P5 7, P60–P6 7, P80–P87, VREF Input voltage P70–P7 7 Input voltage RESET, XIN Input voltage CNVSS (Note 3) Input voltage CNVSS (Note 4) Input voltage CNVSS (Note 5) Output voltage P00–P0 7, P10–P17, P20–P2 7, P30–P3 7, P40–P47, P50–P5 7, P60–P6 7, P80–P87, XOUT Output voltage P70–P7 7 Power dissipation Operating temperature Storage temperature VCC VCC VI VI VI VI VI VI VO VO Pd Topr Tstg Symbol Parameter Conditions Ratings –0.3 to 7.0 –0.3 to 6.5 –0.3 to V CC +0.3 –0.3 to 5.8 –0.3 to VCC +0.3 –0.3 to 7 –0.3 to VCC +0.3 –0.3 to 13 –0.3 to VCC +0.3 –0.3 to 5.8 500 –20 to 85 –40 to 125 V V V V V V V V V V mW Unit Ta = 25 °C All voltages are based on VSS . Output transistors are cut off. Notes 1: M38867M8A, M38867E8A 2: M38869M8A, M38869MCA, M38869MFA, M38869FFA 3: M38867M8A 4: M38869M8A, M38869MCA, M38869MFA 5: M38867E8A, M38869FFA

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS 5.5 5.5 5.5 VCC VCC VCC VCC 5.5 5.5 5.5 VCC 5.5 VCC 5.5 VCC 0.2VCC 0.3VCC 0.6 0.2VCC 0.8 0.2VCC 0.16VCC f(XIN) ≤ 4.1 MHz f(XIN) = 10 MHz Power source voltage (flash memory version) Power source voltage when A-D converter is used when D-A converter is used Analog power source voltage A-D converter input voltage AN 0–AN 7 “H” input voltage P0 0–P07, P10–P1 7, P20–P27, P30–P3 7, P40, P41, P47, P50–P5 7, P60–P67, P80–P8 7 “H” input voltage P7 6, P77 “H” input voltage (when I2C-BUS input level is selected) SDA , SCL “H” input voltage (when SMBUS input level is selected) SDA , SCL “H” input voltage (when CMOS input level is selected) P42–P46, DQ0–DQ 7, W, R, S0, S1, A0 “H” input voltage (when CMOS input level is selected) P70–P75 “H” input voltage (when TTL input level is selected) P42–P46, DQ0–DQ 7, W, R, S0, S1, A0 (Note) “H” input voltage (when TTL input level is selected) P70–P75 (Note) “H” input voltage RESET, X IN, XCIN, CNVSS “L” input voltage P0 0–P07, P10–P1 7, P20–P2 7, P30–P3 7, P40–P4 7, P50–P57, P60–P6 7, P70–P7 7, P80–P8 7 “L” input voltage (when I2C-BUS input level is selected) SDA , SCL “L” input voltage (when SMBUS input level is selected) SDA , SCL “L” input voltage (when CMOS input level is selected) P42–P46, P70–P75, DQ0–DQ 7, W, R, S0, S1, A0 “L” input voltage (when TTL input level is selected) P42–P46, P70–P75, DQ0–DQ 7, W, R, S0, S1, A0 (Note) “L” input voltage RESET, CNV SS “L” input voltage X IN, XCIN VCC VCC VSS VREF AV SS VIA VIH VIH VIH VIH VIH VIH VIH VIH VIH VIL VIL VIL VIL VIL VIL VIL Symbol Parameter Limits Min. V V V V V V V V V V V V V V V V V V V V V V Unit Table 29 Recommended operating conditions (VCC = 2.7 to 5.5 V, VCC = 4.0 to 5.5 V for flash memory version, Ta = –20 to 85 °C, unless otherwise noted) 2.7 4.0 4.0 2.0 2.7 AV SS 0.8VCC 0.8VCC 0.7VCC 1.4 0.8VCC 0.8VCC 2.0 2.0 0.8V CC 5.0 5.0 5.0 Typ. Max. Note :When V CC is 4.0 to 5.5 V. Power source voltage (except flash memory version) Analog reference voltage

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 30 Recommended operating conditions (VCC = 2.7 to 5.5 V, VCC = 4.0 to 5.5 V for flash memory version, Ta = –20 to 85 °C, unless otherwise noted) –80 –80 –40 –40 “H” total peak output current P00–P0 7, P10–P1 7, P20–P2 7, P30–P3 7, P80–P87 (Note) “H” total peak output current P40–P4 7, P50–P5 7, P60–P67 (Note) “L” total peak output currentP00–P0 7, P10–P1 7, P20–P2 3, P30–P3 7, P80–P87 (Note) ΣIOH(peak) ΣIOH(peak) ΣIOL(peak) ΣIOL(peak) ΣIOL(peak) ΣIOH(avg) ΣIOH(avg) ΣIOL(avg) ΣIOL(avg) ΣIOL(avg) Symbol Parameter Limits Min. mA mA mA mA mA mA mA mA mA mA mA mA Unit Typ. Max. In single-chip mode Note :The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents. “L” total peak output current P24–P2 7 (Note) “L” total peak output current P40–P4 7,P50–P5 7, P60–P67, P70–P7 7 (Note) “H” total average output currentP00–P0 7, P10–P1 7, P20–P2 7, P30–P3 7, P80–P87 (Note) “H” total average output current P40–P4 7,P50–P5 7, P60–P67 (Note) “L” total average output currentP00–P0 7, P10–P1 7, P20–P2 3, P30–P3 7, P80–P87 (Note) “L” total average output current P24–P2 7 (Note) “L” total average output current P40–P4 7,P50–P5 7, P60–P67, P70–P77 (Note) In memory expansion mode In microprocessor mode In single-chip mode In memory expansion mode In microprocessor mode

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 31 Recommended operating conditions (VCC = 2.7 to 5.5 V, VCC = 4.0 to 5.5 V for flash memory version, Ta = –20 to 85 °C, unless otherwise noted) –10

4.5 VCC –8

“H” peak output current P0 0–P07, P10–P1 7, P20–P2 7, P30–P3 7, P40–P4 7, P50–P5 7, P60–P6 7, P80–P8 7 (Note 1) “L” peak output current P0 0–P07, P10–P1 7, P20–P2 3, P30–P3 7, P40–P4 7, P50–P5 7, P60–P6 7, P70–P7 7, P80–P87 (Note 1) IOH(peak) IOL(peak) IOL(peak) IOH(avg) IOL(avg) IOL(avg) f(XIN) Symbol Parameter Limits Min. mA mA mA mA mA mA mA mA MHz MHz MHz MHz MHz kHz Unit Typ. Max. In single-chip mode Notes 1:The peak output current is the peak current flowing in each port. 2: The average output current IOL (avg), IOH (avg) are average value measured over 100 ms. 3: When the oscillation frequency has a duty cycle of 50%. 4: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3. 5: When using the timer X/Y, timer 1/2, serial I/O1, serial I/O2, A-D converter, comparator, and PWM, set the main clock input oscillation frequency to the max. 4.5VCC –8 (MHz). In single-chip mode In memory expansion mode In microprocessor mode In memory expansion mode In microprocessor mode 32.768f(XCIN) “L” peak output current P24–P2 7 (Note 1) “H” average output current P00–P07, P10–P1 7, P20–P2 7, P30–P3 7, P40–P4 7, P50–P57, P60–P6 7, P80–P8 7 (Note 2) “L” average output current P00–P07, P10–P1 7, P20–P2 3, P30–P3 7, P40–P4 7, P50–P57, P60–P6 7, P70–P7 7, P80–P87 (Note 2) “L” peak output current P24–P27 (Note 2) Main clock input oscillation frequency (Note 3) Sub-clock input oscillation frequency (Notes 3, 4) High-speed mode 4.0 V≤ VCC ≤ 5.5 V High-speed mode 2.7 V≤ VCC ≤ 4.0 V Middle-speed mode 4.0 V≤ VCC ≤ 5.5 V Middle-speed mode 2.7 V≤ VCC ≤ 4.0 V (Note 5) Middle-speed mode 2.7 V≤ VCC ≤ 4.0 V (Note 5)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 32 Electrical characteristics (VCC = 2.7 to 5.5 V, VCC = 4.0 to 5.5 V for flash memory version, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) “H” output voltage P00–P0 7, P10–P1 7, P20–P2 7 P30–P3 7, P40–P4 7, P50–P5 7 P60–P6 7, P80–P8 7 (Note) “L” output voltage P00–P0 7, P10–P1 7, P20–P2 7 P30–P3 7, P40–P4 7, P50–P5 7 P60–P6 7, P70–P7 7, P80–P8 7 Hysteresis CNTR 0, CNTR1, INT0, INT1 INT20–INT40, INT21–INT41 P30–P3 7 Hysteresis RxD, SCLK1 , SIN2, SCLK2 Hysteresis RESET “H” input current P00–P0 7, P10–P1 7, P20–P2 7 P30–P3 7, P40–P4 7, P50–P5 7 P60–P6 7, P70–P7 7, P80–P8 7 “H” input current RESET, CNVSS “H” input current XIN “L” input current P00–P0 7, P10–P1 7, P20–P2 7 P30–P3 7, P40–P4 7, P50–P5 7 P60–P6 7, P70–P7 7, P80–P8 7 “L” input current RESET,CNVSS “L” input current XIN “L” input current P30–P3 7 (at Pull-up) RAM hold voltage Limits V V V V V V V µA µA µA µA µA µA µA µA V Parameter Min. Typ. Max.Symbol Unit Note: P00–P0 3 are measured when the P00–P0 3 output structure selection bit of the port control register 1 (bit 0 of address 002E16) is “0”. P0 4–P0 7 are measured when the P04–P0 7 output structure selection bit of the port control register 1 (bit 1 of address 002E16) is “0”. P1 0–P1 3 are measured when the P10–P1 3 output structure selection bit of the port control register 1 (bit 2 of address 002E16) is “0”. P1 4–P1 7 are measured when the P14–P1 7 output structure selection bit of the port control register 1 (bit 3 of address 002E16) is “0”. P4 2, P43, P44, and P46 are measured when the P4 output structure selection bit of the port control register 2 (bit 2 of address 002F16) is “0”. P4 5 is measured when the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”. IOH = –10 mA VCC = 4.0–5.5 V IOH = –1.0 mA VCC = 2.7–5.5 V IOL = 10 mA VCC = 4.0–5.5 V IOL = 1.6 mA VCC = 2.7–5.5 V VI = VCC (Pin floating. Pull-up transistors “off”) VI = VCC VI = VCC VI = VSS (Pin floating. Pull-up transistors “off”) VI = VSS VI = VSS VI = VSS VCC = 4.0–5.5 V VI = VSS VCC = 2.7–5.5 V When clock stopped VCC –2.0 VCC –1.0 –20 –10 2.0 Test conditions 0.4 0.5 0.5 –60 2.0 0.4 5.0 5.0 –5.0 –5.0 –120 5.5 VOH VOL VT+–VT– VT+–VT– VT+–VT– IIH IIH IIH IIL IIL IIL IIL VRAM

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 33 Electrical characteristics (VCC = 2.7 to 5.5 V, VCC = 4.0 to 5.5 V for flash memory version, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Power source current Limits Parameter Min. Typ. Max.Symbol Unit High-speed mode f(XIN) = 10 MHz f(XCIN) = 32.768 kHz Output transistors “off” High-speed mode f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors “off” High-speed mode f(XIN) = 10 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors “off” Low-speed mode f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors “off” Low-speed mode f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors “off” Low-speed mode (VCC = 3 V) f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors “off” Low-speed mode (VCC = 3 V) f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors “off” Middle-speed mode f(XIN) = 10 MHz f(XCIN) = stopped Output transistors “off” Middle-speed mode f(XIN) = 10 MHz (in WIT state) f(XCIN) = stopped Output transistors “off” Increment when A-D conversion is executed f(X IN) = 10 MHz All oscillation stopped (in STP state) Output transistors “off” Test conditions 200 20.0 7.0 1.0 ICC Ta = 25 °C Ta = 85 °C 8.0 6.8 1.6 8.0 4.0 1.5 800 0.1 mA mA mA µA µA µA µA mA mA µA µA µA

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS bit LSB 2tc(XIN) kΩ µA µA µA Resolution Absolute accuracy (excluding quantization error) Conversion time Ladder resistor Reference power source input current A-D port input current Min. Typ. 150 Max. 100 200 5.0 V CC = VREF = 5.0 V VREF = 5.0 V VREF = 5.0 V Table 34 A-D converter characteristics (1) otherwise noted) 10-bit A-D mode (when conversion mode selection bit (bit 7 of address 0038 16) is “0”) UnitLimitsParameter tCONV R LADDER IVREF II(AD) Test conditions at A-D converter operated at A-D converter stopped Note 1: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being “0016”. Table 37 Comparator characteristics (VCC = 2.7 to 5.5 V, VCC = 4.0 to 5.5 V for flash memory version, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Table 35 A-D converter characteristics (2) otherwise noted) 8-bit A-D mode (when conversion mode selection bit (bit 7 of address 0038 16) is “1”) Table 36 D-A converter characteristics otherwise noted) Symbol bit LSB 2tc(XIN) kΩ µA µA µA Resolution Absolute accuracy (excluding quantization error) Conversion time Ladder resistor Reference power source input current A-D port input current Min. Typ. 150 Max. 100 200 5.0 V CC = VREF = 5.0 V VREF = 5.0 V VREF = 5.0 V UnitLimitsParameter tCONV R LADDER IVREF II(AD) Test conditions at A-D converter operated at A-D converter stopped Symbol Bits µs kΩ mA Resolution Absolute accuracy Setting time Output resistor Reference power source input current (Note 1) Min. Typ. 2.5 Max. 1.0 2.5 3.2 UnitLimitsParameter tsu RO I VREF Test conditions VCC = 4.0–5.5 V VCC = 2.7–4.0 V Symbol LSB µs µs µs V µA kΩ V V Absolute accuracy Conversion time Analog input voltage Analog input current Ladder resistor Internal reference voltage External reference input voltage Min. V CC /32 Typ. 29V CC /32 Max. 2.8 3.5 V CC 5.0 VCC UnitLimitsParameter TCONV VIA IIA R LADDER CMP REF Test conditionsSymbol 1LSB = VCC /16 at 10 MHz operating at 8 MHz operating at 4 MHz operating

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS TIMING REQUIREMENTS Table 38 Timing requirements (1) (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Reset input “L” pulse width Main clock input cycle time Main clock input “H” pulse width Main clock input “L” pulse width Sub-clock input cycle time Sub-clock input “H” pulse width Sub-clock input “L” pulse width CNTR 0, CNTR1 input cycle time CNTR 0, CNTR1 input “H” pulse width CNTR 0, CNTR1 input “L” pulse width tW (RESET) tC (XIN) tWH (XIN) tWL (XIN) tC (XCIN) tWH (XCIN) tWL (XCIN) tC (CNTR) tWH (CNTR) tWL (CNTR) tWH (INT) tWL (INT) Limits µs ns ns ns µs µs µs ns ns ns ns ns Parameter Min. 100 200 Typ. Max.Symbol Unit Note :When bit 6 of address 001A16 is “1” (clock synchronous). Divide this value by four when bit 6 of address 001A16 is “0” (UART). tC (SCLK1 ) tWH (SCLK1 ) tWL (SCLK1 ) tsu(RxD-SCLK1 ) th(SCLK1 -RxD) tC (SCLK2 ) tWH (SCLK2 ) tWL (SCLK2 ) tsu(SIN2-SCLK2 ) th(SCLK2 -SIN2) Serial I/O1 clock input cycle time (Note) Serial I/O1 clock input “H” pulse width (Note) Serial I/O1 clock input “L” pulse width (Note) Serial I/O1 input setup time Serial I/O1 input hold time Serial I/O2 clock input cycle time Serial I/O2 clock input “H” pulse width Serial I/O2 clock input “L” pulse width Serial I/O2 input setup time Serial I/O2 input hold time INT 0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input “H” pulse width INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input “L” pulse width 800 370 370 220 100 1000 400 400 200 200 ns ns ns ns ns ns ns ns ns ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 39 Timing requirements (2) (VCC = 2.7 to 4.0 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Reset input “L” pulse width Main clock input cycle time Main clock input “H” pulse width Main clock input “L” pulse width Sub-clock input cycle time Sub-clock input “H” pulse width Sub-clock input “L” pulse width CNTR 0, CNTR1 input cycle time CNTR 0, CNTR1 input “H” pulse width CNTR 0, CNTR1 input “L” pulse width tW (RESET) tC (XIN) tWH (XIN) tWL (XIN) tC (XCIN) tWH (XCIN) tWL (XCIN) tC (CNTR) tWH (CNTR) tWL (CNTR) tWH (INT) tWL (INT) Limits µs ns ns ns µs µs µs ns ns ns ns ns Parameter Min. 1000/(4.5VCC –8) 400/(4.5VCC –8) 400/(4.5VCC –8) 500 230 230 230 230 Typ. Max.Symbol Unit Note :When bit 6 of address 001A16 is “1” (clock synchronous). Divide this value by four when bit 6 of address 001A16 is “0” (UART). tC (SCLK1 ) tWH (SCLK1 ) tWL (SCLK1 ) tsu(RxD-SCLK1 ) th(SCLK1 -RxD) tC (SCLK2 ) tWH (SCLK2 ) tWL (SCLK2 ) tsu(SIN2-SCLK2 ) th(SCLK2 -SIN2) INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input “H” pulse width INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input “L” pulse width Serial I/O1 clock input cycle time (Note) Serial I/O1 clock input “H” pulse width (Note) Serial I/O1 clock input “L” pulse width (Note) Serial I/O1 input setup time Serial I/O1 input hold time Serial I/O2 clock input cycle time Serial I/O2 clock input “H” pulse width Serial I/O2 clock input “L” pulse width Serial I/O2 input setup time Serial I/O2 input hold time 2000 950 950 400 200 2000 950 950 400 300 ns ns ns ns ns ns ns ns ns ns

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 41 Timing requirements for system bus interface (VCC = 2.7 to 4.0 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Table 40 Timing requirements for system bus interface (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) S0, S1 setup time S0, S1 setup time S0, S1 hold time S0, S1 hold time A0 setup time A0 setup time A0 hold time A0 hold time tsu (S-R) tsu (S-W) th (R-S) th (W-S) tsu (A-R) tsu (A-W) th (R-A) th (W-A) Limits ns ns ns ns ns ns ns ns ns ns ns ns Parameter Min. 120 120 Typ. Max.Symbol Unit S0, S1 setup time S0, S1 setup time S0, S1 hold time S0, S1 hold time A0 setup time A0 setup time A0 hold time A0 hold time tsu (S-R) tsu (S-W) th (R-S) th (W-S) tsu (A-R) tsu (A-W) th (R-A) th (W-A) Limits ns ns ns ns ns ns ns ns ns ns ns ns Parameter Min. 250 250 130 Typ. Max.Symbol Unit Read pulse width Write pulse width Before write data input setup time After write data input hold time t w (R) tw (W) tsu (D-W) th (W-D) Read pulse width Write pulse width Before write data input setup time After write data input hold time t w (R) tw (W) tsu (D-W) th (W-D)

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 42 Switching characteristics 1 (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Serial I/O1 clock output “H” pulse width Serial I/O1 clock output “L” pulse width Serial I/O1 output delay time (Note 1) Serial I/O1 output valid time (Note 1) Serial I/O1 clock output rising time Serial I/O1 clock output falling time Serial I/O2 clock output “H” pulse width Serial I/O2 clock output “L” pulse width Serial I/O2 output delay time Serial I/O2 output valid time Serial I/O2 clock output falling time CMOS output rising time (Note 2) CMOS output falling time (Note 2) tWH (SCLK1 ) tWL (SCLK1 ) td (SCLK1 -TXD) tV (SCLK1 -TXD) tr (SCLK1 ) tf (SCLK1 ) tWH (SCLK2 ) tWL (SCLK2 ) td (SCLK2 -SOUT2 ) tV (SCLK2 -SOUT2 ) tf (SCLK2 ) tr (CMOS) tf (CMOS) Limits ns ns ns ns ns ns ns ns ns ns ns ns ns Parameter Min. t C (SCLK1 )/2–30 tC (SCLK1 )/2–30 –30 tC(SCLK2)/2–160 tC(SCLK2)/2–160 Typ. Max. 140 200 Symbol Unit Notes 1:When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”. 2:The XOUT pin is excluded. Test conditions Fig. 83 Fig. 84 Fig. 83 Table 43 Switching characteristics 2 (VCC = 2.7 to 4.0 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) Serial I/O1 clock output “H” pulse width Serial I/O1 clock output “L” pulse width Serial I/O1 output delay time (Note 1) Serial I/O1 output valid time (Note 1) Serial I/O1 clock output rising time Serial I/O1 clock output falling time Serial I/O2 clock output “H” pulse width Serial I/O2 clock output “L” pulse width Serial I/O2 output delay time Serial I/O2 output valid time Serial I/O2 clock output falling time CMOS output rising time (Note 2) CMOS output falling time (Note 2) tWH (SCLK1 ) tWL (SCLK1 ) td (SCLK1 -TXD) tV (SCLK1 -TXD) tr (SCLK1 ) tf (SCLK1 ) tWH (SCLK2 ) tWL (SCLK2 ) td (SCLK2 -SOUT2 ) tV (SCLK2 -SOUT2 ) tf (SCLK2 ) tr (CMOS) tf (CMOS) Limits ns ns ns ns ns ns ns ns ns ns ns ns ns Parameter Min. t C (SCLK1 )/2–50 tC (SCLK1 )/2–50 –30 tC(SCLK2)/2–240 tC(SCLK2)/2–240 Typ. Max. 350 400 Symbol Unit Notes 1:When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”. 2:The XOUT pin is excluded. Test conditions Fig. 83 Fig. 84 Fig. 83

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Table 44 Switching characteristics for system bus interface (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) After read data output enable time After read data output disable time After read OBF 00, OBF01, OBF10 output propagation time ta(R-D) tv(R-D) tPLH (R-OBF) Limits ns ns ns Parameter Min. Typ. Max. Symbol Unit 150 Table 45 Switching characteristics for system bus interface (VCC =2.7 to 4.0 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted) After read data output enable time After read data output disable time After read OBF 00, OBF01, OBF10 output propagation time ta(R-D) tv(R-D) tPLH (R-OBF) Limits ns ns ns Parameter Min. Typ. Max.Symbol Unit 130 300

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Note:The RESET OUT output goes “H” in synchronized with the rise of the φ clock that is anywhere between a few cycles and 10-several cycles after RESET input goes “H”. Table 46 Timing requirements in memory expansion mode and microprocessor mode (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, in high-speed mode, unless otherwise noted) ONW input setup time ONW input hold time Data bus setup time Data bus hold time ONW input setup time ONW input hold time Data bus setup time Data bus hold time tsu (ONW- φ) th (φ-ONW) tsu (DB-φ) th (φ-DB) tsu (ONW-RD), tsu (ONW-WR) th (RD-ONW), th (WR-ONW) tsu (DB-RD) th (RD-DB) Limits ns ns ns ns ns ns ns ns Parameter Min. Typ. Max. Symbol Unit –20 –20 –20 –20 Table 47 Switching characteristics in memory expansion mode and microprocessor mode (VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, in high-speed mode, unless otherwise noted) φ clock cycle time φ clock “H” pulse width φ clock “L” pulse width AD 15–AD 8 delay time AD 7–AD 0 delay time AD 15–AD 8 valid time AD 7–AD 0 valid time SYNC delay time SYNC valid time Data bus delay time Data bus valid time RD pulse width, WR pulse width RD pulse width, WR pulse width (When one-wait is valid) AD 15–AD 8 delay time AD 7–AD 0 delay time AD 15–AD 8 valid time AD 7–AD 0 valid time Data bus delay time Data bus valid time RESET OUT output delay time RESET OUT output valid time (Note) tC (φ) tWH (φ) tWL (φ) td(φ-AH) td(φ-AL) tV(φ-AH) tV(φ-AL) td(φ-SYNC) tV(φ-SYNC) td(φ-DB) tV(φ-DB) tWL (RD), tWL (WR) td(AH-RD), td(AH-WR) td(AL-RD), td(AL-WR) tV(RD-AH), tV(WR-AH) tV(RD-AL), tV(WR-AL) td(WR-DB) tV(WR-DB) td(RESET-RESET OUT ) tV(φ-RESET OUT ) Limits Parameter Min. Typ. Max.Symbol UnitTest conditions Fig. 83 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns t C (XIN)–10 tC (XIN)–10 tC (XIN)–10 3tC (XIN)–10 tC (XIN)–35 tC (XIN)–40 200 100 2tC (XIN) tC (XIN)–16 tC (XIN)–20

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 83 Circuit for measuring output switching characteristics (1) Fig. 84 Circuit for measuring output switching characteristics (2) M e a s u r e m e n t o u t p u t p i n 1 0 0 p F C M O S o u t p u t N - c h a n n e l o p e n – d r a i n o u t p u t M e a s u r e m e n t o u t p u t p i n 1 0 0 p F 1 kW

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 85 Timing diagram (1) (in single-chip mode) 0 . 2 VC C tW L I N T 0 . 8 VC C tW H I N T 0 . 2 VC C 0 . 2 VC C 0 . 8 VC C 0 . 8 VC C 0 . 2 VC C tW L XI N ) 0 . 8 VC C tW H XI N tC XI N ) XI N 0 . 2 VC C 0 . 8 VC C tW R E S E T R E S E T tf tr 0 . 2 VC C tW L C N T R 0 . 8 VC C tW H C N T R tC C N T R td SC L K TXD ), td SC L K -SO U T tv SC L K TXD tv SC L K -SO U T tC SC L K tC SC L K tW L SC L K tW L SC L K 2) tW H SC L K tW H SC L K t h( SC L K R xD ,th( SC L K SI N 2 ts u R xD -SC L K ts u SI N -SC L K TXD SO U T R XD SI N SC L K SC L K I N T0 ,I N T1 I N N N I N N N C N T R 0, C N T R 1 T i m i n g d i a g r a m i n s i n g l e - c h i p m o d e 0 . 2 VC C tW L XC I N ) 0 . 8 VC C tW H XC I N tC XC I N ) XC I N

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 86 Timing diagram (2) (in memory expansion mode and microprocessor mode) tW L (f) 0 . 5 VC C tW H (f) tC (f) f td (f- A H td (f- A L td (f- S Y N C tv (f- A H tv (f- A L tv (f- S Y N C td (f- W R ) tv (f- W R 0 . 5 VC C 0 . 5 VC C 0 . 5 VC C 0 . 5 VC C tS U O N W -f) th (f- O N W 0 . 8 VC C 0 . 2 VC C 0 . 8 VC C 0 . 2 VC C tS U D B -f) th (f- D B 0 . 5 VC C td (f- D B ) tv (f- D B 0 . 2 VC C 0 . 8 VC C 0 . 5 VC C td R E S E T R E S E TO U 0 . 5 VC C A D 1 5– A D 8 A D 7– A D 0 S Y N C R D , W R O N W D B0– D B7 D B0– D B7 R E S E T f R E S E TO U T tv (f- R E S E TO U ( A t C P U r e a d i n g ) ( A t C P U w r i t i n g ) T i m i n g d i a g r a m i n m e m o r y e x p a n s i o n m o d e a n d m i c r o p r o c e s s o r m o d e ( 1 ) T i m i n g d i a g r a m i n m i c r o p r o c e s s o r m o d e

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 87 Timing diagram (3) (in memory expansion mode and microprocessor mode) 0 . 5 VC CR D , W R 0 . 5 VC CA D 1 5– A D 8 td A H W R ) tv W R A H 0 . 5 VC CA D 7– A D 0 td A L W R ) tv W R A L 0 . 8 VC C 0 . 2 VC CD B0– D B7 0 . 5 VC CR D tS U D B R D ) th R D D B 0 . 5 VC CD B0– D B7 0 . 5 VC CW R td W R D B ) tv W R D B th W R O N W 0 . 8 VC C 0 . 2 VC CO N W ts u O N W W R tv R D A H )td A H R D td A L R D ) tv R D A L th R D O N W )ts u O N W R D tW L R D tW L W R ( A t C P U r e a d i n g ) ( A t C P U w r i t i n g ) T i m i n g d i a g r a m i n m e m o r y e x p a n s i o n m o d e a n d m i c r o p r o c e s s o r m o d e ( 2 )

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 88 Timing diagram (4) (system bus interface) 0 . 4 5 ( 0 . 2 VC C ) 2 . 4 ( 0 . 8 VC C ) 0 . 4 5 ( 0 . 2 VC C ) 2 . 4 ( 0 . 8 VC C ) 0 . 4 5 ( 0 . 2 VC C )0 . 4 5 ( 0 . 2 VC C ) ts u( A - R )t h( R - A ) ts u( S - R )t h( R - S ) 0 . 4 5 ( 0 . 2 VC C )0 . 4 5 ( 0 . 2 VC C ) tw ( R ) 2 . 4 ( 0 . 8 VC C )2 . 4 ( 0 . 8 VC C ) 2 . 0 ( 0 . 8 VC C )2 . 0 ( 0 . 8 VC C ) 0 . 8 ( 0 . 2 VC C )0 . 8 ( 0 . 2 VC C ) ta( R - D ) tv( R - D ) 0 . 8 ( 0 . 2 VC C ) tP L H ( R - O B F ) A 0 R O B F0 ,O B F0 ,O B F1 0 . 4 5 ( 0 . 2 VC C ) 2 . 4 ( 0 . 8 VC C ) 0 . 4 5 ( 0 . 2 VC C ) 2 . 4 ( 0 . 8 VC C ) 0 . 4 5 ( 0 . 2 VC C )0 . 4 5 ( 0 . 2 VC C ) ts u( A - W )t h( W - A ) ts u( S - W )t h( W - S ) 0 . 4 5 ( 0 . 2 VC C )0 . 4 5 ( 0 . 2 VC C ) tw ( W ) 2 . 4 ( 0 . 8 VC C )2 . 4 ( 0 . 8 VC C ) ts u( D - W ) th( W - D ) A 0 W 0 . 4 5 ( 0 . 2 VC C ) 2 . 4 ( 0 . 8 VC C ) 0 . 4 5 ( 0 . 2 VC C ) 2 . 4 ( 0 . 8 VC C ) ,S1 R e a d o p e r a t i o n W r i t e o p e r a t i o n O u t s i d e o f p a r e n t h e s i s : T T L I / O I n s i d e o f p a r e n t h e s i s : C M O S I / O D Q 0– D Q 7 D Q 0– D Q 7 ,S1 S y s t e m b u s i n t e r f a c e t i m i n g d i a g r a m

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Symbol Parameter Unit Table 48 Multi-master I2C-BUS bus line characteristics Bus free time Hold time for START condition Hold time for SCL clock = “0” Rising time of both SCL and SDA signals Data hold time Hold time for SCL clock = “1” Falling time of both SCL and SDA signals Data setup time Setup time for repeated START condition Setup time for STOP condition tBUF tHD;STA tLOW tR tHD;DAT tHIGH tF tSU;DAT tSU;STA tSU;STO Min. Max. Min. Max. µs µs µs ns µs µs ns ns µs µs Standard clock modeHigh-speed clock mode Note:C b = total capacitance of 1 bus line Fig. 89 Timing diagram of multi-master I2C-BUS 4.7 4.0 4.7 4.0 250 4.7 4.0 1000 300 1.3 0.6 1.3 20+0.1Cb 0.6 20+0.1Cb 100 0.6 0.6 300 0.9 300 tB U F tH D S T A tH D D A T tL O W tR tF tH I G H ts u D A T ts u S T A tH D S T A ts u S T O SC L P S S r P SD A S: S T A R T c o n d i t i o n S R E S T A R T c o n d i t i o n S T O P c o n d i t i o n

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS PACKAGE OUTLINE LQFP80-P-1212-0.5 Weight(g) JEDEC CodeEIAJ Package Code Lead Material Cu Alloy 80P6Q-A Plastic 80pin 125 12mm body LQFP 0.1 0.2 Symbol Min Nom Max A b c D E H E L y Dimension in Millimeters H D 0.225 ––I2 1.0 ––M D 12.4 ––M E 12.4 10°0° 0.1 1.0 0.70.50.3 14.214.013.8 14.214.013.8 0.5 12.112.011.9 12.112.011.9 0.1750.1250.105 0.280.180.13 1.4 1.7 e A c L A1 A2 F b e H D E H E D 21 40 6180 M E M D e Recommended Mount Pad Detail F y Weight(g)JEDEC CodeEIAJ Package Code 80D0 Glass seal 80pin QFN 41 64 24 1 1.2TYP 0.6TYP0.8TYP INDEX 1.78TYP 3.32MAX 0.8TYP 1.2TYP 0.8TYP0.5TYP 12.0–0.15 15.6–0.2

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS QFP80-P-1414-0.65 1.11 Weight(g)JEDEC CodeEIAJ Package Code Lead Material Alloy 42 80P6S-A Plastic 80pin 145 14mm body QFP 0.1 0.2 Symbol Min Nom Max A b c D E H E L y Dimension in Millimeters H D 0.35 ––I2 1.3 ––M D 14.6 ––M E 14.6 10°0° 0.1 1.4 0.80.60.4 17.116.816.5 17.116.816.5 0.65 14.214.013.8 14.214.013.8 0.20.150.13 0.40.30.25 2.8 3.05 e e e E c H E 80 61 H D D M D M E A F A1 A2 Ly Recommended Mount Pad Detail F x – – 0.13 b x M

Rev. Rev. No. date

1.0 First Edition 980216

2.0 The contents of flash memory version were added. 980716 Page 1; The second “In high-speed mode” of “Power dissipation” eliminated. Page 1; “Memory expansion” is revised. Page 1; Explanation of “<Flash memory mode>” is revised. Page 1; Notes 2 is changed. Page 1; Some words of “APPLICATION” are added. Page 2; Figure 1 and Figure 2 are partly revised. Page 3; Figure 3 is added. Page 7; Figure 5 is partly revised. Page 8; Figure 6 is partly revised. Page 8; Some products are added into Table 3. Page 9; Note into Figure 7 is revised. Page 10; Note into Figure 8 is revised. Page 11; Note into Figure 9 is added. Page 41; Explanation of “I 2C Data Shift Register” is partly revised. Page 42; Explanation of “I2C Clock Control Regsiter” is partly revised. Page 42; Note 1 into Table 10 is partly revised. Page 50; (6) and (7) of “Precaution when using multi-master I 2C BUS interface” are added. Page 51; Figure 48 is partly revised. Page 56; Explanation of “RESET CIRCUIT” is partly revised. Page 56; Note into Figure 55 is revised. Page 60; Figure 61 is partly revised. Page 61; Explanation of “PROCESSOR MODE” is partly revised. Page 61; Explanation into Figure 62 is eliminated partly. Page 61; Note into Figure 63 is revised. Page 66; Figure 66 is partly revised. REVISION DESCRIPTION LIST 3886 GROUP DATA SHEET (1/2) Revision Description

Rev. Rev. No. date 2.1 Page 73; Minimum limits of VPP H into Table 22 is revised. 000114 Page 74; Figure 72 is partly revised. Page 81; Explanation of “Flash memory mode 3 (CPU reprogramming mode)” is added. Page 81; Note into Figure 79 is eliminated partly. Page 82; “CPU reprogramming mode operation procedure” is eliminated partly. Page 82; Figure 81 is partly revised. Page 86; Explanation of “Handling of Power Source Pins” is added. Page 86; Explanation of “Erasing of Flash memory version” is added. Page 87; Parameter into Table 28 is partly revised. Page 88; Parameter into Table 29 is partly revised.

• Mask ROM confirmation forms are eliminated. ] Refer to the “Mitsubishi MCU Technical Information” Homepage (http://www.infomicom. mesc.co.jp/indexe/htm). [38000 Series → Mask ROM Confirmation Forms]
• ROM programming confirmation form is eliminated. ] Refer to the “Mitsubishi MCU Technical Information” Homepage (http://www.infomicom. mesc.co.jp/indexe/htm). [38000 Series → Mask ROM Confirmation Forms]
• Mark specification form is eliminated. ] Refer to the “Mitsubishi MCU Technical Information” Homepage (http://www.infomicom. mesc.co.jp/indexe/htm). [38000 Series → Mask ROM Confirmation Forms → ROM Ordering Method → Mark Specification Forms] Page 107; Package outline for 80P6S-A is added. REVISION DESCRIPTION LIST 3886 GROUP DATA SHEET (2/2) Revision Description

© 2000 MITSUBISHI ELECTRIC CORP. H-LF492-A KI-0001 Printed in Japan (ROD) II New publication, effective Jan. 2000. Specifications subject to change without notice. Notes regarding these materials

• These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer’s application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
• Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party’s rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
• All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
• When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
• Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
• The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
• If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
• Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein. Keep safety first in your circuit designs!
• Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap. HEAD OFFICE: 2-2-3, MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN