SAA5246AGP

NXP Semiconductors

Integrated VIP and Teletext IVT1.0 January 1993

Manufacturer variants: 1

Selected specification: NXP Semiconductors

Documents: 1

Request Quote Download Datasheet Read online HTML view

Compare manufacturer specifications More from NXP Semiconductors Browse S parts

Manufacturer Specifications

Compare SAA5246AGP variants.

Select a manufacturer to view its specifications, local PDF, and searchable HTML text.

1 manufacturers / 1 documents

Manufacturer	Series	Package	Documents	Available	Select specification
NXP Semiconductors	-	-	1	PDF HTML	Viewing

Online Datasheet

Read the NXP Semiconductors document online.

SAA5246A PHILIPS

Document overview

Manufacturer or author: Provided By www.digicamel.com(FREE DATASHEET DOWNLOAD SITE)
PDF pages: 50

Technical content

Product speciﬁcation Supersedes data of August 1992 File under Integrated Circuits, IC02 January 1993 INTEGRATED CIRCUITS SAA5246A Integrated VIP and Teletext (IVT1.0)

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A

FEATURES

Complete Teletext decoder in a 48-pin DIL or 64-pin QFP, integrated circuit
Single+5 V power supply
Both video and scan related synchronization modes are supported
RGB interface to standard colour decoder ICs, push-pull output drive
Digital data slicer and display clock phase-locked loop reduce peripheral components to a minimum
Data capture performance similar to SAA5231 (VIP2)
Option for up to seven national languages
Optional storage of packet 24 in the display memory
Separate text and video signal quality detectors, 625/525 video status and language version all readable via I 2C-bus
AutomaticODD/EVEN output control with override
Control of display PLL free-run and rolling header via I2C-bus
VCS to SCS mode for stable 525 line status display.

DESCRIPTION

The SAA5246A is a single-chip teletext decoder IC for decoding 625 line base World System Teletext transmissions. The teletext decoder hardware is based on the Enhanced Computer Controlled ECCT device (SAA5243) with some additional features. The Video Input Processor section of the device uses mixed analog and digital designs in the data slicer and clock phase-locked-loop functions. As a result the number of external components are greatly reduced and no critical or adjustable components are required. QUICK REFERENCE DATA

ORDERING INFORMATION

SOT240-1; 1996 November 22. 2. SOT319-3; 1996 November 22. SYMBOL PARAMETER MIN. TYP. MAX. UNIT V DD positive supply voltage 4.5 5.0 5.5 V IDD supply current − 64 128 mA Vsyn sync amplitude 0.1 0.3 0.6 V Vvid video amplitude 0.7 1.0 1.4 V fXTAL crystal frequency − 27 − MHz Tamb operating ambient temperature −20 − +70 °C EXTENDED TYPE NUMBER PACKAGE PINS PIN POSITION MATERIAL CODE SAA5246AP 48 DIL plastic SOT240AC3 (1) SAA5246AGP 64 QFP plastic SOT319DA3 (2)

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.1 Block diagram for SOT240 (DIL48) package. handbook, full pagewidth DISPLAY DATA SLICER AND CLOCK REGENERATOR TELETEXT ACQUISITION AND DECODING ANALOG TO DIGITAL CONVERTER TIMING CHAIN MEMORY INTERFACE I2 C-BUS INTERFACE CRYSTAL OSCILLATOR INPUT CLAMP AND SYNC SEPARATOR DISPLAY CLOCK PHASE LOCKED LOOP Y BLAN RGBREF RGB 22 19 20 18 15-17 21 1, 6, SDA SCL VDD VSS DCVBS OSCOUT OSCIN 4 7 9 8 11 13 12 OSCGND BLACK IREF CVBS POL STTV / LFB MLA840 SAA5246A VCR / FFB ODD / EVENCOR 34- 26- WE OE A0 - A12 D0 - D7 CVBS

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A PINNING SYMBOL PIN OSCOUT 2 27 27 MHz crystal oscillator output OSCIN 3 28 27 MHz crystal oscillator input OSCGND 4 29 0 V crystal oscillator ground V SS 5, 14, 25 26, 30, 31, 43, 58

0 V ground

BLACK 7 35 video black level storage pin, connected to ground via a 100 nF capacitor CVBS 8 36 composite video input pin. A positive-going 1 V (peak-to-peak) input is required, connected via a 100 nF capacitor IREF 9 37 reference current input pin, connected to ground via a 27 k Ω resistor VDD 1, 6, 10 25, 32, 38 +5 V positive supply POL 11 39 STTV/LFB/FFB polarity selection pin STTV/LFB 12 40 sync to TV output pin/line ﬂyback input pin. Function controlled by an internal register bit (scan sync mode) VCR/FFB 13 42 PLL time constant switch/ﬁeld input pin. Function controlled by an internal register bit (scan sync mode) R 15 44 dot rate character output of the RED colour information G 16 45 dot rate character output of the GREEN colour information B 17 47 dot rate character output of the BLUE colour information RGBREF 18 48 input DC voltage to deﬁne the output high level on the RGB pins BLAN 19 52 dot rate fast blanking output COR 20 53 programmable output to provide contrast reduction of the TV picture for mixed text and picture displays or when viewing newsﬂash/subtitle pages. Open-drain output ODD/EVEN 21 54 a 25 Hz output synchronized to the input CVBS ﬁeld sync pulses to make a non-interlaced display by adjustment of the vertical deﬂection currents. Y 22 55 dot rate character output of teletext foreground colour information. Open-drain output SCL 23 56 serial clock input for I 2C-bus. It can still be driven HIGH during power-down of the device SDA 24 57 serial data port for the I 2C-bus. Open drain output. It can still be driven HIGH during power-down of the device D0-D5 26-31 60-64, 3 data ports for the page SRAM 15, 18, 33, 34, 41, 46, 49 - 51, 59 not connected D6-D7 32, 33 4, 5 data ports for the page SRAM

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A A0-A12 34-46 6-9, 12-14, 16, 17, 19-22 address output for the page SRAM OE 47 23 output enable for the page SRAM WE 48 24 write enable for the page SRAM SYMBOL PIN

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.2 Pin configuration; SOT240 (DIL48). handbook, halfpage 48V DD OSCOUT OSCIN OSCGND VSS BLACK CVBS IREF V DD POL STTV / LFB VSS R G B RGBREF BLAN Y SCL SDA A12 A11 A10 VSS MLA841 SAA5246A WE OE VCR / FFB COR ODD / EVEN V DD

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.3 Pin configuration; SOT319 (QFP64). handbook, full pagewidth MLA843 SAA5246A n.c. BLACK IREF CVBS POL STTV / LFB VCR / FFB RGBREF n.c. n.c. VSS V DD R G B n.c. n.c. n.c. n.c. Y SDA SCL BLAN COR ODD / EVEN VSS V DD WE OE A12 A11 A10 VSS V DD V SS V SS OSCOUT OSCIN OSCGND n.c. n.c. n.c. n.c. n.c. index corner

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A LIMITING VALUES In accordance with Absolute Maximum System (IEC 134) Note to the Limiting values 1. Electrostatic handling is equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor with a 15 ns rise time. Failure Rate The failure rate at Tamb = 55°C will be a maximum of 1000 FITS (1 FIT = 1× 10−9 failures per hour). SYMBOL PARAMETER MIN. MAX. UNIT VDD supply voltage (all supplies) −0.3 6.5 V VI input voltage (any input) −0.3 V DD +0.5 V VO output voltage (any output) −0.3 V DD +0.5 V IO output current (each output) −± 10 mA IIOK DC input or output diode current −± 20 mA Tamb operating ambient temperature −20 +70 °C Tstg storage temperature −55 +125 °C Vstat electrostatic handling (see note 1) −2000 +2000 V

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A CHARACTERISTICS VDD = 5 V± 10%; Tamb =−20 to+70 °C, unless otherwise speciﬁed SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT Supplies VDD supply voltage range 4.5 5.0 5.5 V IDD total supply current − 64 128 mA Inputs CVBS Vsyn sync amplitude 0.1 0.3 0.6 V tsyn delay from CVBS to TCS output from STTV buffer (nominal video, average of leading/trailing edge) −150 0 +150 ns t syd change in sync delay between all black and all white video input at nominal levels 0 − 25 ns V vid(p-p) video input amplitude (peak-to-peak) 0.7 1.0 1.4 V display PLL catching range ±7 −−% Zsrc source impedance −− 250 Ω C I input capacitance −− 10 pF IREF R g resistor to ground − 27 − kΩ POL VIL LOW level input voltage −0.3 − +0.8 V VIH HIGH level input voltage 2.0 − VDD +0.5 V ILI input leakage current V I = 0 to VDD −10 − +10 µA C I input capacitance −− 10 pF LFB VIL LOW level input voltage −0.3 − +0.8 V VIH HIGH level input voltage 2.0 − VDD +0.5 V ILI input leakage current V I = 0 to VDD −10 − +10 µA II input current note 1 −1 − +1 mA tLFB delay between LFB front edge and input video line sync − 250 − ns VCR/FFB VIL LOW level input voltage −0.3 − +0.8 V VIH HIGH level input voltage 2.0 − VDD +0.5 V ILI input leakage current V I = 0 to VDD −10 − +10 µA II input current note 1 −1 − +1 mA

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A RGBREF VIL LOW level input voltage −0.3 − VDD +0.5 V ILI input leakage current V I = 0 to VDD −10 − +10 µA IDC DC current −− 10 mA SCL VIL LOW level input voltage −0.3 − +1.5 V VIH HIGH level input voltage 3.0 − VDD +0.5 V ILI input leakage current V I = 0 to VDD −10 − +10 µA fSCL clock frequency 0 − 100 kHz tr input rise time 10% to 90% −− 2 µs tf input fall time 90% to 10% −− 2 µs C I input capacitance −− 10 pF Inputs/outputs C RYSTAL OSCILLATOR (OSCIN; OSCOUT) fXTAL crystal frequency − 27 − MHz VOSC oscillation amplitude (peak-to-peak value) − 1.5 − V G v small signal voltage gain − 1 − V/V G m mutual conductance 5 −− mA/V C I input capacitance −− 10 pF C FB feedback capacitance − 1 − pF BLACK C blk storage capacitor to ground − 100 − nF ILI input leakage current V I = 0 to VDD −10 − +10 µA SDA VIL LOW level input voltage −0.3 − +1.5 V VIH HIGH level input voltage 3.0 − VDD +0.5 V ILI input leakage current V I = 0 to VDD −10 − +10 µA C I input capacitance −− 10 pF tr input rise time 10% to 90% −− 2 µs tf input fall time 90% to 10% −− 2 µs VOL LOW level output voltage I OL = 3 mA 0 − 0.5 V tf output fall time 3 V to 1 V −− 200 ns C L load capacitance −− 400 pF SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A D0 TO D7 VIL LOW level input voltage −0.3 − +0.8 V VIH HIGH level input voltage 2.0 − VDD +0.5 V ILI input leakage current −10 − +10 µA C I input capacitance −− 10 pF VOL LOW level output voltage I OL =+1.6 mA 0 − 0.4 V VOH HIGH level output voltage I OH =−0.2 mA 2.4 − VDD V tr output rise time 0.6 V to 2.2 V −− 50 ns tf output fall time 2.2 V to 0.6 V −− 50 ns C L load capacitance −− 120 pF Outputs STTV G stt gain of STTV relative to video input 0.9 1.0 1.1 Vtcs TCS amplitude 0.2 0.3 0.45 V VDCs DC shift between TCS output and nominal video output −− 0.15 V IO output drive current −− 3.0 mA C L load capacitance −− 100 pF A0 TO A12 ADDRESS OUTPUT TO MEMORY VOL LOW level output voltage I OL =+1.6 mA 0 − 0.4 V VOH HIGH level output voltage I OH =−0.2 mA 2.4 − VDD V C L load capacitance −− 120 pF tr output rise time 0.6 V to 2.2 V −− 50 ns tf output fall time 2.2 V to 0.6 V −− 50 ns OE, WE VOL LOW level output voltage I OL =+1.6 mA 0 − 0.4 V VOH HIGH level output voltage I OH =−0.2 mA 2.4 − VDD V C L load capacitance −− 120 pF tr output rise time 0.6 V to 2.2 V −− 50 ns tf output fall time 2.2 V to 0.6 V −− 50 ns SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A R, GAND B VOL LOW level output voltage I OL = 2 mA 0 − 0.2 V VOH HIGH level output voltage I OH =−1.6 mA; RGBREF ≤ VDD −2 V; note 2 RGBREF −0.25 V RGBREF RGBREF +0.25 V V IDC DC current −− − 3.3 mA |Zo| output impedance −− 200 Ω C L load capacitance −− 50 pF tr output rise time 10% to 90% −− 20 ns tf output fall time 90% to 10% −− 20 ns BLAN VOL LOW level output voltage I OL = 0.2 mA 0 − 0.4 V VOH HIGH level output voltage I OH =−0.2 mA; VDD = 4.5 V; note 2 1.1 −− V VOH HIGH level output voltage I OH = 0 mA; VDD = 5.5 V; note 2 −− 2.8 V C L load capacitance −− 50 pF tr output rise time 10% to 90% −− 20 ns tf output fall time 90% to 10% −− 20 ns ODD/EVEN VOL LOW level output voltage I OL = +1.6 mA 0 − 0.4 V VOH HIGH level output voltage I OH =−1.6 mA V DD −0.4 − VDD V C L load capacitance −− 120 pF tr output rise time 0.6 to 2.2 V −− 50 ns tf output fall time 2.2 to 0.6 V −− 50 ns COR AND Y( OPEN DRAIN ) VOH pull-up voltage at pin −− VDD V VOL LOW level output voltage I OL = +2 mA 0 − 0.4 V VOL LOW level output voltage I OL = +5 mA 0 − 1.0 V C L load capacitance −− 25 pF tf output fall time load resistor of 1.2 k Ω to VDD ; measured between VDD −0.5 and 1.5 V −− 50 ns ILO output leakage current V I = 0 to VDD −10 − +10 µA TSK skew delay between display outputs R, G, B,COR, Y and BLAN −− 20 ns SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Notes to the characteristics 1. This current is the maximum allowed into the inputs when line and field flyback signals are connected to these inputs. Series current limiting resistors must be used to limit the input currents to± 1 mA. 2. Can be pulled higher by external pull-up resistor, (maximum leakage current≈ 200µA). Timing M EMORY INTERFACE tCY cycle time − 500 − ns tOE address change toOE LOW 55 −− ns tADDR address active time 450 500 − ns trOEW OE pulse width read 295 −− ns twOEW OE pulse width write 100 −− ns tACC access time from address data valid −− 150 ns tDH data hold time fromOE HIGH or address change 0 − 150 ns tWEW WE pulse width 100 −− ns tDS data set-up time toWE HIGH 60 −− ns tDHWE data hold time fromWE HIGH 20 −− ns tWR write recovery time 20 −− ns tDE data enable fromWE LOW 60 −− ns I2C-BUS tLOW clock LOW period 4 −−µ s tHIGH clock HIGH period 4 −−µ s tSU;DAT data set-up time 250 −− ns tHD;DAT data hold time 170 −− ns tSU;STO set-up time from clock HIGH to STOP 4 −−µ s tBUF START set-up time following a STOP 4 −−µ s tHD;STA START hold time 4 −−µ s tSU;STA START set-up time following clock LOW-to-HIGH transition 4 −−µ s SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.4 Composite sync waveforms. handbook, full pagewidth 0 4.66 0 2.33 32 34.33 27.33 32 64 µs 59.33 621 (308) 622 (309) 623 (310) 624 (311) 625 (312) 1 2 3456 7 308 309 310 311 312 1 2 3 4 5 6 7 309 310 311 312 313 314 (1) 315 (2) 316 (3) 317 (4) 318 (5) 319 (6) 320 (7) LSP (Line Sync Pulse) EP (Equalizing Pulse) BP (Broad Pulse) TCS interlaced TCS interlaced TCS non-interlaced MLA037 - 2 64 µs 64 µs [1] [2] TCS is available on STTV/LFB pin. [1] LSP, EP and BP are combined to giveTCS as shown below. All timings measured from falling edge ofLSP. [2] Line numbers placed in the middle of the line. Equivalent count numbers in brackets.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.5 Display output timing (a) line rate (b) field rate. (1) also BLAN in character and box blanking handbook, full pagewidth 0 4.66 LSP MLA662 - 1 (TCS) 16.67 R, G, B, Y (1) R, G, B, Y (1) display period display period lines 42 to 291 inclusive (and 355 to 604 inclusive interlaced) 291 312 line numbers 56.67 µs 40 µs 64 µs (a) LINE RATE (b) FIELD RATE Fig.6 I2C-bus timing. handbook, full pagewidth MBC764 tBUF tf tHIGH tSU;DAT tSU;STO tHD;DAT tSU;STA tr tLOW tHD;STA SDA SCL SDA

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.7ODD/EVEN timing. handbook, full pagewidth 621 622 623 624 625 (312) 1 2 3 4 5 6 309 310 312 313 314 (1) 315 (2) 316 (3) 317 (4) 318 (5) 319 (6)311 2 µs 2 µs ODD / EVEN output (normal sync mode when VCS to SCS mode active) ODD / EVEN output (normal sync mode) TCS interlaced MLA416 - 2 48 µs 30 µs 16 µs (1) ODD / EVEN output (slave sync mode) 320 (7) SECOND FIELD START (ODD) FIRST FIELD START (EVEN) ODD / EVEN output (normal sync mode when VCS to SCS mode active) ODD / EVEN output (normal sync mode) TCS interlaced ODD / EVEN output (slave sync mode) 30 µs (1) (2) (1) or 62µs if R1 D2.D1.D0 = 111. (2) Line numbers placed in the middle of the line. Equivalent count numbers in brackets.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.8 Memory interface timing (a) read (b) write. _ _ _ _ Level during flicker stopped cycle. handbook, full pagewidth MBA468 - 2 tCY valid tADDR tOE trOEW tACC tDH valid (a) READ tCY valid tOE twOEW tWR tWEW tDS tDE tDHWE valid valid tACC (b) WRITE ADDRESS A0 - A12 OE DATA FROM RAM ADDRESS A0 - A12 OE WE DATA TO RAM DATA FROM RAM

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A

APPLICATION INFORMATION

Fig.9 Application diagram (SOT240). (1) Value dependent on application handbook, full pagewidth V DD WE OE V SS OSCOUT OSCIN OSCGND BLACK IREF CVBS POL STTV / LFB VCR / FFB Y BLAN RGBREF COR ODD / EVEN SDA SCL V DD V SS V DD R G B VSS MLA844 - 3 SAA5246A A0 - A12 D0 - D7 34 - 46 26 - 33 V DDVSS 100 nF 5 V 100 nF

27 MHz 3rd

22 nF 10 µF 5 V C6 100 nF 100 nF 27 kΩ 100 nF 33 µF 5 V 5 V 5 V video input sync output (1) (1) (1) 5 V 5 V 2.7 kΩ 5 V 2.7 kΩ

8 K x 8-bit

3.3 kΩ 4.7 µH

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A SAA5246A page memory organization The organization of the page memory is illustrated by Fig.10. The SAA5246A provides an additional row as compared with first generation decoders; this brings the display format up to 40 characters by 25 rows. Rows 0 to 23 form the teletext page; row 24 is the extra row available for software generated status messages and FLOF/FASTEXT prompt information. Note to Fig.10 Row 0 Row 0 is for the page header. The first seven columns (0 to 6) are free for status messages. The eighth is an alphanumeric white or green control character, written automatically by SAA5246A to give a green rolling header when a page is being looked for. The last eight characters are for rolling time. Row 25 The first 10 bytes of Row 25 contain control data relating to the received page as shown in Table 1. The remaining 14 bytes are free for use by the microprocessor. Fig.10 Basic page memory organization. handbook, full pagewidth PACKET X/22 PACKET X/23 PACKET X/24 STORED HERE IF R1D7 = 1 14 bytes free for microprocessor ROW MLA845 - 1 10 bytes for received page information to MAIN PAGE DISPLAY AREA 7 characters for status 24 characters from page header rolling when display page looked for 8 characters always rolling (time) fixed character written by IVT hardware alphanumerics white for normal alphanumerics green when looking for display page 7 1 24 8

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 1 Row 25 received control data format. When in extension packet enabled mode the rows of information are organized as illustrated by Fig.11. Row 23 of the extension page, as shown in Fig.11, contains packet 8/30. Packet 8/30 is mapped into the SAA5246A memory as follows: 8/30/0 and 8/30/1 to Chapter 4 Row 23 8/30/2 and 8/30/3 to Chapter 5 Row 23 8/30/4 to 8/30/15 to Chapter 6 Row 23 D0 PU0 PT0 MU0 MT0 HU0 HT0 C7 C11 MAG0 0 D1 PU1 PT1 MU1 MT1 HU1 HT1 C8 C12 MAG1 0 D2 PU2 PT2 MU2 MT2 HU2 C5 C9 C13 MAG2 0 D3 PU3 PT3 MU3 C4 HU3 C6 C10 C14 0 0 FOUND 0 D5 0 0 0 0 0 0 0 0 0 PBLF D 6 0000000000 D 7 0000000000 Column 0 1 2 3 4 5 6789 Where: Page number MAG magazine PU page units PT page tens PBLF page being looked for FOUND LOW for page has been found HAM.ER Hamming error in corresponding byte Page sub-code MU minutes units MT minutes tens HU hours units HT hours tens C4-C14 transmitted control bits.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Fig.11 Organization of the extension memory. handbook, full pagewidth PACKETS X/26/0 - X/26/14 PACKET X/28/2 PACKETS X/27/0 - X/27/1 PACKETS X/27/4 - X/27/5 PACKET X/24 IF R0D7 = 0 PACKET X/25 PACKET X/28/0 PACKET 8/30 PACKET X/28/1 ROW to MLA846 - 1

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Register maps SAA5246A mode registers R0 to R11 are shown in Table 2. R0 to R10 are WRITE only; R11 is READ/WRITE; R11B is READ only. Register map (R3), for page requests, is shown in detail in Table 4. Table 2 Register map. REGISTER D7 D6 D5 D4 D3 D2 D1 D0 Adv. control

0 X24

− DISABLE ODD/EVEN VCR MODE R11/ R11B SELECT Mode 1 VCS TO SCS 7 + P/ 8-BIT ACQ ON/OFF EXT. PACKET ENABLE DEW/ FULL FIELD TCS ON FFB MODE T1 T0 Page request address 2 HAM. CHECK BANK SELECT ACQ CIRCUIT ACQ CIRCUIT TB START COLUMN SC2 START COLUMN SC1 START COLUMN SC0 Page request data 3 −− − PRD4 PRD3 PRD2 PRD1 PRD0 Display chapter Display control (normal)

5 BKGND

(newsﬂash /subtitle)

6 BKGND

7 STATUS

8 −− − − CLEAR MEM. A2 A1 A0 Cursor row 9 −− − R4 R3 R2 R1 R0 Cursor column 10 −− C5 C4 C3 C2 C1 C0 Cursor data

11 D7 D6 D5 D4 D3 D2 D1 D0

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Notes to Table 2 1. ‘−’ indicates a bit which does not exist and must be written to logic 0 for future compatibility. 2. All bits in registers R0 to R10 are cleared to logic 0 on power-up except bits D0 and D1 of registers R1, R5 and R6 which are set to logic 1. 3. All memory is cleared to ‘space’ (00100000) on power-up, except Row 0 Column 7 Chapter 0, which is ‘alpha’ white (00000111) as the acquisition circuit is enabled but the page is on hold. 4. TB must be set to logic 0 for normal operation. 5. The I 2C-bus slave address is 0010001. Register description R0 ADVANCED CONTROL - auto increments to Register 1 R11/R11B SELECT Selects reading of R11 or R11B VCR MODE Selects short time constant of PLL when logic 1 DISABLE ODD/EVEN Forces ODD/EVEN output LOW when logic 1 DISABLE HDR ROLL Disables green rolling header and time AUTO ODD/EVEN When set forces ODD/EVEN low if any TV picture displayed, if DISABLEODD/EVEN = 0 FREE RUN PLL Will force the PLL to free run in all conditions X24 POS Automatic display of FASTEXT prompt row when logic 1 R1 MODE - auto increments to Register 2 T0, T1 Interlace/non-interlace 312/313 line control (see Table 4) TCS ON FFB MODE Text composite sync or direct sync select (see Table 4 for FFB mode selection) DEW/FULL FIELD Field-flyback or full channel mode EXT. PACKET ENABLE Allocates 2K bytes memory per chapter ACQ ON/OFF Acquisition circuits turned off when logic 1 7 +P/8-BIT 7 bits with parity checking or 8-bit mode VCS TO SCS When logic 1 enables display of messages with 60 Hz input signal R2 PAGE REQUEST ADDRESS - auto increments to Register 3 HAM.CHECK When logic 1 enables Hamming 8/4 checking of extension packet 27/0, 27/1 and 8/30/x COL SC0 - SC2 Point to start column for page request data (see Table 3) TB Must be logic 0 for normal operation ACQ CIRCUIT Selects one of four acquisition circuits BANK SELECT Selects which bank of four chapters is being accessed, when EXT. PACKET ENABLE = 0 R3 PAGE REQUEST DATA - does not auto increment (see Table3) R4 DISPLAY CHAPTER - auto increments to Register 5 determines which of the 8 pages is displayed

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A R5 NORMAL DISPLAY CONTROL - auto increments to Register 6 PON Picture on TEXT Text on COR Contrast reduction on BKGND Background colour on These functions have IN and OUT referring to inside and outside the boxing function respectively. R6 NEWSFLASH DISPLAY - auto increments to Register 7 PON Picture on TEXT Text on COR Contrast reduction on BKGND Background colour on These functions have IN and OUT referring to inside and outside the boxing function respectively. R7 DISPLAY MODE - does not auto increment BOX ON 0 Boxing function allowed on Row 0 BOX ON 1-23 Boxing function allowed on Row 1-23 BOX ON 24 Boxing function allowed on Row 24 DOUBLE HEIGHT To display double height text BOTTOM HALF To select bottom half of page when DOUBLE HEIGHT = 1 REVEAL ON To reveal concealed text CURSOR ON To display cursor STATUS TOP Row 25 displayed above or below the main text R8 ACTIVE CHAPTER - auto increments to Register 9 A0 to A2 Active chapter CLEAR MEMORY When set to 1, clears the display memory. This bit is automatically reset R9 CURSOR ROW - auto increments to Register 10 R0 to R4 Active row for data written to or read from memory via the I 2C-bus R10 CURSOR COLUMN - auto increments to Register 11 or 11B C0 to C5 Active column for data written to or read from memory via the I2C-bus R11 CURSOR DATA - does not auto increment D0 to D7 Data read from/written to memory via I 2C, at location pointed to by R8, R9 and R10. This location automatically increments each time R11 is accessed R11B DEVICE STATUS - does not auto increment VCS SIGNAL QUALITY Indicates that the video signal quality is good and PLL is phase locked to input video when = 1 DATA QUALITY If good Teletext data is detected then = 1 ROM VER R0 to R4 Indicated language/ROM variant. See Table 6 - Table 13. 625/525 SYNC If the input video is a 525 line signal when = 1

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 3 Register map for page requests (R3). Notes to Table 3 1. Abbreviations are as for Table 1 except for DO CARE bits. 2. When the DO CARE bit is set to logic 1 this means the corresponding digit is to be taken into account for page request. If the DO CARE bit is set to logic 0 the digit is ignored. This allows, for example, ‘normal’ or ‘timed page’ selection. 3. If HOLD is set LOW, the page is held and not updated 4. Columns auto-increment on successive I2C-bus transmission bytes 5. “X’ = Don’ t care Table 4 Interlace/non-interlace 312/313 line control and ODD/EVEN ﬁeld detection option Notes to Table 4 1. Reverts to interlaced mode if a newsflash or subtitle is being displayed. 2. 'x' = Don't care. START COLUMN PRD4 PRD3 PRD2 PRD1 PRD0

0 Do care

1 Do care

2 Do care

Page units PU3 PU2 PU1 PU0

3 Do care

4 Do care

Hours units HU3 HU2 HU1 HU0

5 Do care

Minutes tens X MT2 MT1 MT0

6 Do care

Minutes units MU3 MU2 MU1 MU0 TCS ON FFB MODE T1 T0 RESULT x 0 0 interlaced 312.5/312.5 lines x 0 1 non-interlaced 312/313 lines (note 1) x 1 0 non-interlaced 312/312 lines (note 1) 0 1 1 SCS (scan composite sync) mode: FFB leading edge in ﬁrst broad pulse of ﬁeld M7 version onwards 1 1 1 SCS (scan composite sync) mode: FFB leading edge in second broad pulse of ﬁeld M7 version onwards

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A CLOCK SYSTEMS Crystal oscillator The oscillator is a low amplitude, low distortion design operation at 27 MHz. It is capable of oscillating with both fundamental and third overtone mode crystals. External components should be used to suppress the fundamental output of the third overtone as illustrated in Fig.12. Table 5 Crystal characteristics. SYMBOL PARAMETER MIN. TYP. MAX. UNIT Crystal (27 MHz, 3rd overtone) C1 series capacitance − 1.7 - pF C0 parallel capacitance − 5.2 − pF C L load capacitance − 20 − pF Rr resonant resistance −− 50 Ω R1 series resistance − 20 −Ω Xa ageing −− ± 51 0 −6/yr Xj adjustment tolerance −− ± 25 10 −6 Xd drift −− ± 25 10 −6 Fig.12 Crystal oscillator application diagram. handbook, full pagewidth SAA5246A MLA847 - 1 10 pF CRYSTAL OSCILLATOR100 nF15 pF 1 nF 4.7 µH 3.3 kΩ VDD OSCOUT OSCIN OSCGND

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Character sets The WST specification allows the selection of national character sets via the page header transmission bits, C12 to C14. The basic 96 character sets differ only in 13 national option characters as indicated in Tables 15 - 23 with reference to their table position in the basic character matrix illustrated in Table 14. The SAA5246A automatically decodes transmission bits C12 to C14. Tables 6 - 13 illustrate the character matrices. Character bytes are listed as transmitted from b1 to b7. Fig.13 Character format. handbook, full pagewidth MLA663 alphanumerics and graphics 'space' character 0000010 alphanumerics character 1011010 alphanumerics or blast-through alphanumerics character 0001001 alphanumerics character 1111111 contiguous graphics character 1111111 separated graphics character 1111111 separated graphics character 0110111 contiguous graphics character 0110111 background colour display colour= =

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 6 SAA5246AP/E character data input decoding, West European languages. Notes for character version number (00000) see Register 11B. 1. These control characters are reserved for compatibility with other data codes. 2. These control characters are presumed before each row begins. handbook, full pagewidth MBA429 normal height b 4 b 3 b2 b 1 b 7 b 8 0 1 22 a3 3 a4 5 66 a77 a8 91 21 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box ESC 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red (2) (2) (2) (2) (1) (2) (2) (1) (2) (1)

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 7 SAA5246AP/H character data input decoding, East European languages Notes for character version number (00001) see Register 11B 1. These control characters are reserved for compatibility with other data codes. 2. These control characters are presumed before each row begins. handbook, full pagewidth MLA961 normal height b 4 b 3 b2 b 1 b 7 b 8 0 1 22 a3 3 a4 5 66 a77 a8 91 21 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box ESC 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red (2) (2) (2) (2) (1) (2) (2) (1) (2) (1)

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 8 SAA5246AP/T character data input decoding, West European and Turkish languages. Notes for character version number (00010) see Register 11B. 1. These control characters are reserved for compatibility with other data codes 2. These control characters are presumed before each row begins. handbook, full pagewidth MBA431 normal height b 4 b 3 b2 b 1 b 7 b 8 0 1 22 a3 3 a4 5 66 a77 a8 91 21 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box ESC 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red (2) (2) (2) (2) (1) (2) (2) (1) (2) (1)

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 9 SAA5246AP/J character data input decoding, Jugoslav languages Notes for character version number (00011) see Register 11B 1. * These control characters are reserved for compatibility with other data codes. 2. ** These control characters are presumed before each row begins. handbook, full pagewidth MLA962 normal height b 4 b 3 b 2 b1 b 5 b 6 b 7 0 1 22 a33 a4 5 66 a77 a8 91 21 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box ESC 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 10 SAA5246AP/K character data input decoding, French and Arabic languages. Notes for character version number (00100) see Register 11B. 1. These control characters are reserved for compatibility with other data codes. 2. These control characters are presumed before each row begins. handbook, full pagewidth MLA972 - 1 normal height b 4 b 3 b2 b 1 b 7 b 8 0 1 22 a3 3 a4 5 66 a77 a8 91 21 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box TWIST 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red 0 or 1 0 or 1 (1) (1) (2) (2) (2) (2) (2) (2) (2)

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 11 SAA5246AP/L character data input decoding, Arabic and Hebrew languages. Note for character version number (00100) see Register 11B. 1. These control characters are reserved for compatibility with other data codes. 2. These control characters are presumed before each row begins. handbook, full pagewidth MLA963 - 1 normal height b 4 b3 b 2 b 1 b 5 b 8 0 1 22 a3 3 a4 5 66 a77 a8 91 2 1 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box TWIST 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red 0 or 1 0 or 1 (1) (1) (2) (2) (2) (2) (2) (2) (2)

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 12SAA5246AP/I character data input decoding, Greek and Turkish languages. Note for character version number (00110) see Register 11B. 1. * These control characters are reserved for compatibility with other data codes. 2. ** These control characters are presumed before each row begins. handbook, full pagewidth MLA964 - 1 normal height b 4 b 3 b 2 b1 b 5 b 6 b 7 0 1 22 a33 a4 5 66 a77 a8 91 21 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red TWIST

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 13SAA5246AP/S character data input decoding, English and Thai languages. Note For character version number (00111) see Register 11B. 1. * These control characters are reserved for compatibility with other data codes. 2. ** These control characters are presumed before each row begins. handbook, full pagewidth MLA965 - 1 normal height b 4 b 3 b 2 b1 b 5 b 6 b 7 0 1 22 a33 a4 5 66 a77 a8 91 21 3 1 4 1 5columnr o w B I T S 0 or 1 0 or 1 141 1 1 0 SO hold graphics 151 1 1 1 SI release graphics 111 0 1 1 start box TWIST 121 1 0 0 black back - ground 131 1 0 1 double height new back - ground 101 0 1 0 end box separated graphics 91 0 0 1 steady contiguous graphics 81 0 0 0 flash conceal display 70 1 1 1 alpha - numerics white graphics white 60 1 1 0 alpha - numerics cyan graphics cyan 50 1 0 1 alpha - numerics magenta graphics magenta 40 1 0 0 alpha - numerics blue graphics blue 30 0 1 1 alpha - numerics yellow graphics yellow 20 0 1 0 alpha - numerics green graphics green 00 0 0 0 alpha - numerics black graphics black 10 0 0 1 alpha - numerics red graphics red

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Notes to Table 6 - 13 1. Control characters shown in Columns 0 and 1 are normally displayed as spaces. 2. Characters may be referred to by column and row, For example 2/5 refers to %. 3. Black represents displayed colour. White represents background. 4. The SAA5246A national option characters are illustrated in Table 5. Characters 8/6, 8/7, 9/5, 9/6 and 9/7 are special characters for combining with character 8/5 (E, H and T codes only. Characters 5/12, 5/13, 5/14 and 5/15 are combined with 5/11 (S code only). 6. National option characters will be displayed according to the setting of control bits C12 to C14. These will be mapped into the basic code table into positions shown in Table 8. 7. Columns 2a, 3a, 6a and 7a are displayed in graphics mode.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 14SAA5146A basic character matrix. handbook, full pagewidth MLA630 NC NC 2/2 2/10 3/2 3/10 4/2 4/10 5/2 5/10 6/2 6/10 7/2 7/10 2/11 3/3 3/11 4/3 4/11 5/3 6/3 6/11 7/3 2/12 3/4 3/12 4/4 4/12 5/4 6/4 6/12 7/4 2/5 2/13 3/5 3/13 4/5 4/13 5/5 6/5 6/13 7/5 2/6 2/14 3/6 3/14 4/6 4/14 5/6 6/6 7/6 2/7 2/15 3/7 3/15 4/7 4/15 5/7 6/7 6/15 7/7 7/15 NC NC NC NC NC NC NC NC NC NC NC Where: NC = national option character position.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 15SAA5246AP/E national option character set. MEA559 LANGUAGE C12 C13 C14 PHCB (2) 000 001 010 011 100FRENCH ITALIAN SWEDISH GERMAN ENGLISH 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 CHARACTER POSITION (COLUMN / ROW) SPANISH 101 (1) (1) PHCB are the Page Header Control Bits. Other combinations default to English.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 16SAA5246AP/H national option character set. andbook, full pagewidth MLA966 LANGUAGE C12 C13 C14 PHCB (1) 000 001 010 101 110 111RUMANIAN CZECHOSLOVAKIA SERBO-CROAT SWEDISH GERMAN POLISH 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 CHARACTER POSITION (COLUMN / ROW) (1) PHCB are the Page Header Control Bits. Other combinations default to German. Only the above characters change with the PHCB. All other characters in the basic set are shown in Table 14.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 17SAA5246AP/T national option character set. andbook, full pagewidth MBA430 LANGUAGE C12 C13 C14 PHCB (1) 000 001 110 011 100 101SPANISH FRENCH ITALIAN TURKISH GERMAN ENGLISH 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 CHARACTER POSITION (COLUMN / ROW) (1) PHCB are the Page Header Control Bits. Other combinations default to English. Only the above characters change with the PHCB. All other characters in the basic set are shown in Table 14.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 18SAA5246AP/J national option character set. ndbook, full pagewidth LANGUAGE C12 C13 C14 PHCB (1) 010 011 100SERBO-CROATIC CYRILLIC SERBO-CROAT LATIN SERBO-CROAT LATIN 2 / 3 2 / 4 4 / 0 5 / 11 5 / 12 5 / 13 5 / 14 5 / 15 6 / 0 7 / 11 7 / 12 7 / 13 7 / 14 CHARACTER POSITION (COLUMN / ROW) MLA970 23 4567 011 011 011 011 011RUMANIAN (RUMANIAN) SERBO-CROAT SERBO-CROAT LATIN HUNGARIAN SWEDISH (1) PHCB are the Page Header Control Bits. Other combinations default to Serbo-Croat Latin.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 19SAA5246AP/K national option character set. ndbook, full pagewidth MLA968 - 1 LANGUAGE (C12, C13, C14) PHCB (1) 234567 234567 ARABICFRENCH 1 0 0 1 1 1 (1) PHCB are the Page Header Control Bits. Other combinations default to French.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 20SAA5246AP/L national option character set. ndbook, full pagewidth MLA967 LANGUAGE (C12, C13, C14) PHCB (1) 234567 234567 ARABICHEBREW/ENGLISH 1 0 1 1 1 1 (1) PHCB are the Page Header Control Bits. Other combinations default to Hebrew English.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 21SAA5246AP/I national option character set. ndbook, full pagewidth MLA969 - 1 LANGUAGE (C12, C13, C14) PHCB (1) 234567 234567 GREEKTURKISH 1 1 0 1 1 1 (1) PHCB are the Page Header Control Bits. Other combinations default to Turkish.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 22SAA5246AP/S national option character set (part A). ndbook, full pagewidth MLA971a 0 1 22 a33 a4 5 66 a77 a8 9 1 2 1 3 1 4 1 5 10 11 14a 15a English ( 0 0 0 ) TWIST not invoked OR Thai ( 0 1 0 ) and TWIST invoked (C ,C ,C )12 13 14 PHCB (1) (C ,C ,C )12 13 14 PHCB (1) (1) PHCB are the Page Header Control Bits. Other combinations default to English.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A Table 23SAA5246AP/S national option character set (part B). ndbook, full pagewidth MLA971b 012 2 a 3 3 a 4 5 66 a77 a8 9 10 11 12 13 14 14a 15 15a Thai ( 0 1 0 ) TWIST not invoked OR English ( 0 0 0 ) and TWIST invoked (1) PHCB are the Page Header Control Bits. Other combinations default to English.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A PACKAGE OUTLINES UNIT A max. 1 2 b1 cD E e M HL REFERENCESOUTLINE VERSION EUROPEAN PROJECTION ISSUE DATE IEC JEDEC EIAJ mm inches DIMENSIONS (inch dimensions are derived from the original mm dimensions) SOT240-1 92-11-17 95-01-25 A min. A max. b Z max.wM Ee1 1.4 1.14 0.53 0.38 0.36 0.23 62.60 61.60 14.22 13.56 3.90 15.24 18.46 0.055 0.045 0.021 0.015 0.014 0.009 2.46 2.42 0.56 0.53 0.15 0.60 0.73 M H c (e )1 M E A L seating plane w M e D A 2 Z b E pin 1 index 0 5 10 mm scale Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. (1)(1)(1) DIP48: plastic dual in-line package; 48 leads (600 mil) SOT240-1

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A UNIT A 1 A 2 A 3 bp cE (1) eH E LL p QZ ywv θ REFERENCESOUTLINE VERSION EUROPEAN PROJECTION ISSUE DATE IEC JEDEC EIAJ mm 0.30 0.10 2.90 2.65 0.25 0.50 0.35 0.25 0.14 14.1 13.9 1 19.0 18.4 1.4 1.2 1.2 0.8 o o0.20.2 0.1 DIMENSIONS (mm are the original dimensions) Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 1.4 1.0 SOT319-3 94-03-22 95-02-04 D (1) (1)(1) 20.1 19.9 H D 25.0 24.4 EZ 1.2 0.8 D e θ E A 1 A Lp Q detail X L (A )3 B y c EH A 2 D Z D A Z E e v M A 51 33 X pin 1 index 2.35 bp DH bp v M B w M w M 0 5 10 mm scale QFP64: plastic quad flat package; 64 leads (lead length 2.35 mm); body 14 x 20 x 2.8 mmSOT319-3 A max. 3.25

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our “IC Package Databook” (order code 9398 652 90011). SDIP SOLDERING BY DIPPING OR BY WAVE The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T stg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. R EPAIRING SOLDERED JOINTS Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300°C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400°C, contact may be up to 5 seconds. QFP R EFLOW SOLDERING Reflow soldering techniques are suitable for all QFP packages. The choice of heating method may be influenced by larger plastic QFP packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our “Quality Reference Handbook” (order code 9397 750 00192). Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary from 50 to 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250°C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheat for 45 minutes at 45°C. W AVE SOLDERING Wave soldering isnot recommended for QFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed:

A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners. Even with these conditions, do not consider wave soldering the following packages: QFP52 (SOT379-1), QFP100 (SOT317-1), QFP100 (SOT317-2), QFP100 (SOT382-1) or QFP160 (SOT322-1). During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Maximum permissible solder temperature is 260°C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250°C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. R EPAIRING SOLDERED JOINTS Fix the component by first soldering two diagonally- opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300°C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320°C.

Philips Semiconductors Product speciﬁcation Integrated VIP and Teletext (IVT1.0) SAA5246A DEFINITIONS LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. PURCHASE OF PHILIPS I 2C COMPONENTS Data sheet status Objective speciﬁcation This data sheet contains target or goal speciﬁcations for product development. Preliminary speciﬁcation This data sheet contains preliminary data; supplementary data may be published later. Product speciﬁcation This data sheet contains ﬁnal product speciﬁcations. Limiting values Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the speciﬁcation is not implied. Exposure to limiting values for extended periods may affect device reliability. Where application information is given, it is advisory and does not form part of the speciﬁcation. Purchase of Philips I 2C components conveys a license under the Philips’ I2C patent to use the components in the I2C system provided the system conforms to the I2C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Selected Specification

NXP Semiconductors SAA5246AGP overview.

Overview

SAA5246AGP is listed in the IC category. Available datasheets include documents from NXP Semiconductors. DigiCamel provides a local PDF and searchable HTML technical text for online reference.

Summary

Integrated VIP and Teletext IVT1.0 January 1993

Description

Integrated VIP and Teletext IVT1.0 January 1993

Source title SAA5246AGP Datasheet(PDF) - NXP Semiconductors

Related Parts

More parts from the same family.

Browse manufacturer