X9119TV14IZ-2.7

X9119 INTERSIL | Alldatasheet

Document overview

• Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
• PDF pages: 18

Technical content

FN8162.2 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005. All Rights Reserved All other trademarks mentioned are the property of their respective owners. PRELIMINARY X9119 Single Supply/Low Power/1024-Tap/2-Wire Bus Single Digitally-Controlled (XDCP™) Potentiometer

FEATURES

• 1024 Resistor Taps – 10-Bit Resolution
• 2-Wire Serial Interface for Write, Read, and Transfer Operations of the Potentiometer
• Wiper Resistance, 40Ω Typical @ VCC = 5V
• Four Non-Volatile Data Registers
• Non-Volatile Storage of Multiple Wiper Positions
• Power-on Recall. Loads Saved Wiper Position on Power-up.
• Standby Current < 3µA Max CC: 2.7V to 5.5V Operation
• 100kΩ End to End Resistance
• 100 yr. Data Retention
• Endurance: 100,000 Data Changes Per Bit Per Register
• 14 Ld TSSOP
• Low Power CMOS
• Single Supply Version of the X9118
• Pb-Free Plus Anneal Available (RoHS Compliant)

DESCRIPTION

The X9119 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit. The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-wire bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Powerup recalls the contents of the default data register (DR0) to the WCR. The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing. FUNCTIONAL DIAGRAM RH RL Bus RW Interface & Control POT VCC VSS 2-Wire Bus Address Data Status Write Read Wiper 1024-tapsTransfer NC NC 100KΩPower On Recall Wiper Counter Register (WCR) Data Registers (DR0-DR3)Control Interface Data Sheet September 15, 2005

2 FN8162.2 September 15, 2005 DETAILED FUNCTIONAL DIAGRAM CIRCUIT LEVEL APPLICATIONS

• Vary the gain of a voltage amplifier
• Provide programmable dc reference voltages for comparators and detectors
• Control the volume in audio circuits
• Trim out the offset voltage error in a voltage amplifier circuit
• Set the output voltage of a voltage regulator
• Trim the resistance in Wheatstone bridge circuits
• Control the gain, characteristic frequency and Q-factor in filter circuits
• Set the scale factor and zero point in sensor signal conditioning circuits
• Vary the frequency and duty cycle of timer ICs
• Vary the dc biasing of a pin diode attenuator in RF circuits
• Provide a control variable (I, V, or R) in feedback circuits SYSTEM LEVEL APPLICATIONS
• Adjust the contrast in LCD displays
• Control the power level of LED transmitters in communication systems
• Set and regulate the DC biasing point in an RF power amplifier in wireless systems
• Control the gain in audio and home entertainment systems
• Provide the variable DC bias for tuners in RF wireless systems
• Set the operating points in temperature control systems
• Control the operating point for sensors in industrial systems
• Trim offset and gain errors in artificial intelligent systems

Ordering Information

PART NUMBER PART MARKING V CC LIMITS (V) POTENTIOMETER ORGANIZATION (kΩ) TEMP RANGE (°C) PACKAGE X9119TV14I X9119TV I 5 ±10% 10 -40 to 85 14 Ld TSSOP (4.4mm) X9119TV14 X9119TV 0 to 70 14 Ld TSSOP (4.4mm) X9119TV14-2.7* X9119TV F -2.7 to 5.5 0 to 70 14 Ld TSSOP (4.4mm) X9119TV14I-2.7 X9119TV G -40 to 85 14 Ld TSSOP (4.4mm) X9119TV14IZ-2.7* (Note) -40 to 85 14 Ld TSSOP (4.4mm) (Pb-free) *Add "T1" suffix for tape and reel. NOTE: Intersil Pb-free plus anneal products em ploy special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. SCL SDA WP Interface and Control Circuitry VCC VSS DR0 DR1 DR2 DR3 Wiper Counter Register (WCR) RH RL Data RW 1024-taps 100KΩ Control Power On Recall X9119

3 FN8162.2 September 15, 2005 PIN CONFIGURATION PIN ASSIGNMENTS PIN DESCRIPTIONS Bus Interface Pins S ERIAL DATA INPUT/OUTPUT (SDA) The SDA is a bidirectional se rial data input/output pin for a 2-wire slave device and is used to transfer data into and out of the device. It receives device address, opcode, wiper register address and data sent from an 2-wire master at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock SCL. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For sele cting typical valu es, refer to the guidelines for calculating typical values on the bus pull-up resistors graph. S ERIAL CLOCK (SCL) This input is used by 2-wire master to supply 2-wire serial clock to the X9119. DEVICE ADDRESS (A2–A0) The Address inputs are used to set the least significant 3 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9119. A maximum of 8 devices may occupy the 2-wire serial bus. Hardware Write Protect Input (WP The WP pin when LOW prevents nonvolatile writes to the Data Registers. Potentiometer Pins R H, RL The R H and R L pins are equivalent to the terminal connections on a mechanical potentiometer. RW The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer. Bias Supply Pins S YSTEM SUPPLY VOLTAGE (VCC) AND SUPPLY GROUND (VSS) The V CC pin is the system supply voltage. The V SS pin is the system ground. Other Pins NO CONNECT No connect pins should be left open. These pins are used for Intersil manufacturing and testing purposes. PRINCIPLES OF OPERATION The X9119 is an integrated microcircuit incorporating a resistor array and its associated registers and counters and the serial interface logic providing direct communication between the host and the digitally controlled potentiometer. Th is section provides detail description of the following: – Resistor Array Description – Serial Interface Description – Instruction and Register Description Pin (TSSOP) Symbol Function

1 NC No Connect

2 A0 Device Address for 2-wire bus

3 NC No Connect

4 A2 Device Address for 2-wire bus

5 SCL Serial Clock for 2-wire bus

6 SDA Serial Data Input/Output for 2-wire bus

8W P Hardware Write Protect

9 A1 Device Address for 2-wire bus

10 NC No Connect

11 R W Wiper terminal of the Potentiometer

12 R H High terminal of the Potentiometer

13 R L Low terminal of the Potentiometer

14 V CC System Supply Voltage

and enable, one of 1024 switches. Figure 1. Detailed Potentiometer Block Diagram slave device in all applications. while SCL is HIGH. See Figure 3.

byte the X9119 will respond with a final acknowledge. Figure 2. Acknowledge Response from Receiver then proceed with the next operation.

X9119; this is fixed as 0101[B] (refer to Table 1). program the device for read or write operations. Table 1. Identification Byte Format Table 2. Instruction Byte Format

Table 3. Instruction Set Note: (1) 1/o = data is one or zero. different from the value present at power-down. proper loadings of the DR0 value into the WCR. four Data Registers and the Wiper Counter Register. parameters or user preference data.

Table 4. Wiper Control Register, WCR (10-bit), WCR9–WCR0: Used to store the current wiper position (Volatile, V) Table 5. Data Register, DR (10-bit), Bit 9–Bit 0: Used to store wiper positions or data (Non-Volatile, NV) Four of the six instructions are four bytes in length. between the host and the Wiper Counter Register. Register to the Wiper Counter Register. Register to the specified Data Register. See Instruction format for more details. Figure 3. Two-Byte Instruction Sequence

Figure 4. Four-Byte Instruction Sequence (Write or Read for WCR or Data Registers)

0101 XX X

10 FN8162.2 September 15, 2005 Write Data Register (DR) Transfer Wiper Counter Register (WCR) to Data Register (DR) Transfer Data Register (DR) to Wiper Counter Register (WCR) Notes: (1) “A2 ~ A0”: stand for the device addresses sent by the master. (2) WCRx refers to wiper position data in the Wiper Counter Register S T A R T Device Type Identifier Device Addresses S A C K Instruction Opcode Register Addresses S A C K Wiper Position or Data (Sent by Master on SDA) S A C K Wiper Position or Data (Sent by Master on SDA) S A C K S T O P HIGH-VOLTAGE WRITE CYCLE 0 1 0 1 A2 A1 A0 R / W = 0 1100R B R A0 0 XXXXXX W C R W C R W C R W C R W C R W C R W C R W C R W C R W C R S T A R T Device Type Identifier Device Addresses S A C K Instruction Opcode Register Addresses S A C K S T O P HIGH-VOLTAGE WRITE CYCLE0101 A 2 A 1 A 0 R / W = 0 1110 R B R A 00 S T A R T Device Type Identifier Device Addresses S A C K Instruction Opcode Register Addresses S A C K S T O P0101 A 2 A 1 A 0 R / W = 1 1100 R B R A 00 X9119

11 FN8162.2 September 15, 2005 ANALOG CHARACTERISTICS (Over recommended industrial (2.7V) operation conditions unless otherwise stated.) Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer. (2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size. (3) MI = RTOT / 1023 or (RH – RL) / 1023, single pot (5) ESD Rating on RH, RL, RW pins is 1.5KV (HBM, 1.0µA leakage maximum), ESD rating on all other pins is 2.0kV. Symbol Parameter Limits Test ConditionsMin. Typ. Max. Units RTOTAL End to End Resistance 100 k Ω End to End Resistance Tolerance ±20 % Power Rating 50 mW 25°C, each pot IW Wiper Current ±3 mA RW Wiper Resistance 40 110 Ω Wiper Current = ± 50µA, VCC = 5V 150 300 Ω Wiper Current = ± 50µA, VCC = 3V VTERM Voltage on any RH or RL Pin V SS 5V V SS = 0V Noise -120 dBV Ref: 1V Resolution 0.1 % Absolute Linearity (1) ±1 MI (3) Rw(n)(actual) – Rw(n)(expected), where n=8 to 1006 ±1.5 ±2.0 MI (3) Rw(n)(actual) – Rw(n)(expected)(5) Relative Linearity(2) ±0.5 MI (3) Rw(m + 1) – [Rw(m) + MI], where m=8 to 1006 Temperature Coefficient of RTOTAL ±300 ppm/°C Ratiometric Temp. Coefficient 20 ppm/°C CH/CL/CW Potentiometer Capacitancies 10/10/25 pF See Macro model ABSOLUTE MAXIMUM RATINGS Voltage on SCL, SDA, or any address input with respect to V COMMENT Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating on ly; the functional operation of the device (at these or an y other conditions above those listed in the operational sections of this specification) is not imp lied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED OPERATING CONDITIONS Temp Min. Max. Commercial 0 °C+ 7 0 °C Industrial -40 °C+ 8 5 °C Device Supply Voltage (V CC) Limits(4) X9118 5V ± 10% X9118-2.7 2.7V to 5.5V X9119

12 FN8162.2 September 15, 2005 D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.) ENDURANCE AND DATA RETENTION CAPACITANCE POWER-UP TIMING Notes: (6) This parameter is not 100% tested. (7) t PUR and tPUW are the delays required from the time the (last) power supply (Vcc-) is stable until the specific instruction can be issued. These parameters are not 100% tested. (8) This is not a tested or guaranteed param eter and should be used only as a guideline. Symbol Parameter Limits Test ConditionsMin. Typ. Max. Units ICC1 VCC supply current (active) 3m A f SCL = 400kHz; VCC = +5.5V; SDA = Open; (for 2-wire, Active, Read and Volatile Write States only) I CC2 VCC supply current (nonvolatile write) 5m A f SCL = 400kHz; VCC = +5.5V; SDA = Open; (for 2-wire, Active, Non-volatile Write State only) ISB VCC current (standby) 3 µAV CC = +5.5V; VIN = VSS or VCC; SDA = VCC; (for 2-wire, Standby State only) ILI Input leakage current 10 µAV IN = VSS to VCC ILO Output leakage current 10 µAV OUT = VSS to VCC VIH Input HIGH voltage V CC x 0.7 V CC + 1 V VIL Input LOW voltage -1 V CC x 0.3 V VOL Output LOW voltage 0.4 V I OL = 3mA VOH Output HIGH voltage Parameter Min. Units Minimum Endurance 100,000 Data changes per bit per register Data Retention 100 years Symbol Test Max. Units Test Conditions CIN/OUT(6) Input/Output capacitance (SI) 8 pF V OUT = 0V CIN(6) Input capacitance (SCL, WP, A1 and A0) 6 pF V IN = 0V Symbol Parameter Min. Max. Units tr VCC(6) VCC Power-up Rate 0.2 50 V/ms tPUR(7) Power-up to Initiation of read operation 1 ms tPUW(7) Power-up to Initiation of write operation 50 ms X9119

13 FN8162.2 September 15, 2005 A.C. TEST CONDITIONS EQUIVALENT A.C. LOAD CIRCUIT AC TIMING HIGH-VOLTAGE WRITE CYCLE TIMING Input pulse levels V CC x 0.1 to VCC x 0.9 Input rise and fall times 10ns Input and output timing level V CC x 0.5 RH 10pF CL CL RW RTOTAL CW 25pF 10pF RL SPICE Macromodel 1533Ω 100pF SDA OUTPUT 867Ω 100pF SDA OUTPUT Symbol Parameter Min. Max. Units fSCL Clock Frequency 400 kHz tCYC Clock Cycle Time 2500 ns tHIGH Clock High Time 600 ns tLOW Clock Low Time 1300 ns tSU:STA Start Setup Time 600 ns tHD:STA Start Hold Time 600 ns tSU:STO Stop Setup Time 600 ns tSU:DAT SDA Data Input Setup Time 100 ns tHD:DAT SDA Data Input Hold Time 0 ns tR SCL and SDA Rise Time 300 ns tF SCL and SDA Fall Time 300 ns tAA SCL Low to SDA Data Output Valid Time 250 ns tDH SDA Data Output Hold Time 0 ns TI Noise Suppression Time Constant at SCL and SDA inputs 50 ns tBUF Bus Free Time (Prior to Any Transmission) 1300 ns tSU:WPA A0, A1, A2 Setup Time 0 ns tHD:WPA A0, A1, A2 Hold Time 0 ns X9119

14 FN8162.2 September 15, 2005 HIGH-VOLTAGE WRITE CYCLE TIMING XDCP TIMING SYMBOL TABLE TIMING DIAGRAMS Start and Stop Timing Symbol Parameter Typ. Max. Units tWR High-voltage write cycle time (store instructions) 5 10 ms Symbol Paramete rM i n . M a x . U n i t s tWRPO Wiper response time after the third (last) power supply is stable 5 10 µs tWRL Wiper response time after instruction issued (all load instructions) 51 0 µ s WAVEFORM INPUTS OUTPUTS Must be steady Will be steady May change from Lo w to High Will change from Lo w to High May change from High to Low Will change from High to Low Don’t Care: Changes Allowed Changing: State Not Known N/A Center Line is High Impedance tSU:STA tHD:STA tSU:STO SCL SDA tR (START) (STOP) tF tR tF X9119

15 FN8162.2 September 15, 2005 Input Timing Output Timing XDCP Timing (for All Load Instructions) Write Protect and Device Address Pins Timing SCL SDA tHIGH tLOW tCYC tHD:DATtSU:DAT tBUF SCL SDA tDHtAA SCL SDA RW (STOP) LSB tWRL SDA SCL ... ... ... WP A0, A1, A2 tSU:WPA tHD:WPA (START) (STOP) (Any Instruction) X9119

16 FN8162.2 September 15, 2005 APPLICATIONS INFORMATION Basic Configurations of Electronic Potentiometers Application Circuits VR RW +VR I Three terminal Potentiometer; Variable voltage divider Two terminal Variable Resistor; Variable current Noninverting Amplifier Voltage Regulator Offset Voltage Adjustment Comparator with Hysterisis VS VO VO = (1+R2/R1)VS Iadj VO (REG) = 1.25V (1+R2/R1)+Iadj R2 VO (REG)VIN 317 VS VO R2R1 VUL = {R1/(R1+R2)} VO(max) RLL = {R1/(R1+R2)} VO(min) 100kΩ 10kΩ10kΩ 10kΩ -12V+12V TL072 –VS VO R2R1 X9119

17 FN8162.2 September 15, 2005 Application Circuits (Continued) Attenuator Filter Inverting Amplifier Equivalent L-R Circuit VS VO VO = G VS -1/2 ≤ G ≤ +1/2 GO = 1 + R2/R1 fc = 1/(2πRC) VS VO R2R1 ZIN = R2 + s R2 (R1 + R3) C1 = R2 + s Leq (R1 + R3) >> R2 VS Function Generator R4 R1 = R2 = R3 = R4 = 10kΩ VS R C VO = G VS G = - R2/R1 R2C1 ZIN – R2 RA RB frequency ∝ R1, R2, C amplitude ∝ RA, RB C VO X9119

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnishe d by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com FN8162.2 September 15, 2005 PACKAGING INFORMATION NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 14-Lead Plastic, TSSOP, Package Code V14 See Detail “A” .031 (.80) .041 (1.05) .169 (4.3) .025 (.65) BSC .193 (4.9) .200 (5.1) .002 (.05) .006 (.15) .041 (1.05) .0075 (.19) .0118 (.30) 0° - 8° .010 (.25) .019 (.50) .029 (.75) Gage Plane Seating Plane Detail A (20X) X9119