X2402PI XICOR | Alldatasheet

Document overview

  • Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
  • PDF pages: 10

Technical content

Commercial X2402 . 2K 1 ‘56 x 8 Bit Industrial X24021 2 STU Electrically Erasable PROM TYPICAL FEATURES DESCRIPTION @ Internally Organized 256 x 8 The X2402 is a 2048 bit serial E2PROM, internally or- © 2 Wire Serial Interface ganized as one 256 x 8 page. The X2402 is fabricated © Provides Bidirectional Data Transfer with the same reliable N-channel floating gate MOS Protocol technology used in all Xicor 5V programmable nonvola- © Eight Byte Page Write Mode tile memories. —Ninimizes Total Write Time Per Byte The X2402 features a serial interface and software pro- © Self Timed Write Cycle tocol allowing operation on a two wire bus. —Typical Write Cycle Time of 5 ms oHi Reliability y Xicor E2PROMs are designed and tested for applica- 4 d : 100,000 Writes Per Byt tions requiring extended endurance and data retention. —Endurance: 100, rites Per Byte Endurance is specified as 100,000 cycles per byte min- —Data Retention: 100 Years imum and data retention is specified as 100 years mini- © 8 Pin Mini-DIP and 14 Lead SOIC Packages mum. Refer to Xicor reliability reports RR-520 and RR-515 for details of endurance and data retention characteristics. OO PIN CONFIGURATIONS PIN NAMES Ao to Az Address Inputs aC] 8E J Vcc Vss Ground Neca! ‘Fane SDA Serial Data ale 7] J res AoC? SF Vee SCL Serial Clock x2ao2 cys 12a Test Test Input to V. ss a, ((]3 6[ J scr Nec4 = X2402 11 nc Voc Supply Voltage a,co5 10F9 set vss sf Iso Vss C46 9 spa 0095-1 Neco7 8Fonc 0095-11 SeeeSSSSSSSSSSSSSSSSSSSSSFSFMMSsssMMeeee 2-23

X2402, X2402I ABSOLUTE MAXIMUM RATINGS* *COMMENT Temperature Under Bias Stresses above those listed under “Absolute Maximum Rat- 2802 0c eeeseecssssssesssevsses 10°C to +85°C ings” may cause permanent damage to the device. This is a xeaoa 200002202 Lestcto +1356 stress rating only and the functional operation of the device at Voltage on any Pin with erational sections of this specification is not implied. Exposure Respect t0 Veg ese e-sseeesseseeszeee=1.0Vt0 +7V to absolute maximum rating conditions for extended periods D.C. Output Curent 0000 UII SmA may affect device reliability. Lead Temperature D.C. OPERATING CHARACTERISTICS X2402 Ta = 0°C to +70°C, Voc = +5V +5%, unless otherwise specified. X24021 Ta = —40°C to +85°C, Voc = +5V +10%, unless otherwise specified. X2402 Limits X2402I Limits Test Conditions ENDURANCE AND DATA RETENTION 100.000 | (| __Cycles/Byte Xicor Reliability Report RR-520 DataRetention | 100 | | Years _—‘|_‘Xicor Reliability Report AA-515 CAPACITANCE Ta = 25°C, f = 1.0 MHz, Voc = 5V [symoot [Test =| Max | Units | Conditions | Notes: (1) Typical values are for Ta = 25°C and nominai sup- A.C. CONDITIONS OF TEST ply voltage. (2) Test pin has on chip pull down device which sinks Input Pulse Levels OV to 3.0V Tha pam Fall Times 3) This parameter is periodically sampled and not , ns ©) Oded tested ° ¥ Fall Times (4) Vi_ min. and V\\y4 max. are for reference only and are Input and Output 1.5V not tested. Timing Levels .

1 TTL Gate and

Output Load CO, = 100 pF a 2-24

X2402, X24021 ———— A.C. CHARACTERISTICS X2402 Ta = 0°C to + 70°C, Voc = +5V +5%, unless otherwise specified. X2402I Ta = —40°C to +85°C, Vcc = +5V +10%, unless otherwise specified. Read & Write Cycle Limits [| symbor_ [Parameter Min. [Max | Units [fsx if ScLGiock Frequency | t00 |e a ee Constant at SCL, SDA Inputs ee ee and ACK Out ee a New Transmission Can Start [wosra | _SttCondtionHoTime (| 4a” | Sd |_tow | GocktowPerog ar] Ts [tac | GlockHignPeiog eos a (for a Repeated Start Condition) | _tuoar | DatainHoidtime Ts _—d [teupar | Data nSeuptime——~+t as] ns |_t2 | sbaandscunisetime TT ts | | | soaandscuFaitime || 00s |_tsusto | __StopCondition seuptime [ar [Ts id [ton | bata outHowttine 0s | Write Cycle Limits [—symboi_ [Parameter [win [Tw [wax | vate] [twa | Writecyctetime [Ts Tt] =i The write cycle time is the time from a valid stop condi- bus interface circuits are disabled, SDA is allowed to tion of a write sequence to the end of the internal remain high, and the device does not respond to its erase/program cycle. During the write cycle, the X2402 slave address. Bus Timing te tk thigh Low: tLow scL ‘ eecee / tsu:sta| ry tl tsu:paT tsu:sto- se | £— Tx = hE tea toy ‘aur out MXXXXXXXXXXXXLLM 0035-3 Note: (5) Typical values are for Tq = 25°C and nominal supply voltage. 2-25

X2402, X24021 Write Cycle Timing spa Acx WORD N ~ | <1 wn- sToP START ‘x2402 CONDITION CONDITION ADDRESS 0035-4 PIN DESCRIPTIONS DEVICE OPERATION Serial Clock (SCL) The X2402 supports a bidirectional bus oriented proto- The SCL input is used to clock all data into and out of col. The protocol defines any device that sends data the device. onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is a cena Data (sp) | pi dt ‘i . d master and the device being controlled is the slave. ‘the 4 lirectional pin use te transfer data into a The master will always initiate data transfers, and pro- out o Rex evice. Itis aber of rain oor and may . vide the clock for both transmit and receive operations. wire fed with any number of open drain or open col- Therefore, the X2402 will be considered a slave in all lector outputs. applications. Address (Ag, Aj, Az) The Address inputs are used to set the least significant Clock and Data Conventions ; three bits of the seven bit slave address. The inputs Data states on the SDA line can change only during are static, and should be tied HIGH or LOW, forming | SCL LOW. SDA state changes during SCL HIGH are one unique address per device. reserved for indication start and stop conditions. Refer to Figures 1 and 2. Figure 1: Data Validity i H D ' SoA ! 1 ' H ’ ' | { scl a a a a : 1 1 1 DATA STABLE DATA CHANGE 0035-5 a 2-26

X2402, X24021 ———— Figure 10: Typical System Configuration Vee son PD TD Se scu [| Ct C — a MASTER SLAVE SLAVE MASTER MASTER TRANSMITTER’ TRANSMITTER! ASTER |_| TRANSMITTER’ RECEIVER RECEIVER RECEIVER TRAN R RECEIVER 0035-16 FUNCTIONAL DIAGRAM Veo 4) Vss —_ START CYCLE HV. GENERATION, TIMING a CONTROL (5) SDA STOP in| CONTROL SLAVE ADDRESS nEGISTER (2) A, WORD. mas ADDRESS Leo nw eS ee fe ET Pour DATA REGISTER 0035-2 2-31

X2402, X24021 oo Normalized Active Supply Current Normalized Standby Supply Current vs. Ambient Temperature vs. Ambient Temperature 14 1.45 Voc=5.0V | o 12 AN ae 12 | 38 5B 5 10 5 1.0}— — = | Nn z | = = 4 z $ S = 08 = 08 0.6 0.6 a “55 +25 +125 -55 +25 4125 AMBIENT TEMPERATURE (°C) AMBIENT TEMPERATURE (°C) 0035-17 0038-18 SYMBOL TABLE WAVEFORM INPUTS OUTPUTS ere Must be Will be — steady steady May change Will change DD from Low to from Low to High High May change Will change “YQ from High to. _from High to Low Low Don't Care: Changing : SOKKK anaes Staton Allowed Known Center Line DK Hi Impedance 2-32