WP3200 ETC1 | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 2
Technical content
WavePlus Technology Co., Ltd. WP3200 Home Gateway Processor Product Brief WP3200 Product Brief V1.55 2003/4/23 Page 1 of 1 Copyright WavePlus Technology Co., Ltd. No. 347, Hsin-Hu 2nd Rd., Neihu, Taipei, 114, Taiwan E-mail : sales@waveplus.com Tel:+886-2-87921856 Fax:+886-2-87922041 WP3200 Home Gateway Processor Product Brief ?? Features Figure 1 Block Diagrams ?? WP3200 integrated a high performanc e 32-bit processor core. The processor contains 4K Instruction cache, 2K Data cache and MMU with TLB; its operation frequency is user selectable 100/75MHz. The processor is support Little Endian Mode and EJTAG debug function. ?? Supports 16M/64M/128M bit SDRAM with 2/4-bank size availability, its operation frequency is the same as processor. ?? 2 banks of Static Memory interfaces which can support Mask ROM, Page Mode ROM, EPROM, E2PROM, SRAM and NOR Flash (linear type) ?? NAND Flash (block type) controller interf aces ?? Provide a 256-Byte hard-wired boot code that can choose booting from normal ROM, NAND Flash, UART or EJTAG debugger interface ?? PCMCIA-like interface to support glue-less connected to WLAN 802.11b device ?? Two Integrated 10/100 Ethernet MACs and one 10M PHY ?? There are 5 bus masters on the WP3200 including CPU, Ethernet 1, Ethernet 2, USB and Memory-to-Memory DMA ?? 3 24-bit up counter Timers and supports Interval timer mode and Watchdog timer modes (only Timer 3) ?? 2 sets of full duplex UARTs, one high speed up to 921K bps and one low speed up to 115.2K bps ?? USB Device Controller Interface compliance with USB specification v1.1 ?? Provide 16 bi-directional general -purpose I/O pins (shared with other function pins) ?? Two internal PLLs use external 8MHz crystal or oscil lator ?? Non-stop 32.768kHz clock to generate 1 Hz clock to provide real time clock and calendar function ?? 160 pins QFP Package USB UART 1 32bit-RISC 4K I-Cache 2K D-Cache Memory Controller EJTAG Controller Bus Arbiter Controller Ethernet 10/100 MAC Ethernet 10/100 MAC INT Interrupt controller PCMCIA Controller USB Transceiver RTC 10BaseT PHY UART 2 On Chip PLLs Flash RAM SDRAM IEEE802.11b WLAN Bluetooth Module UART transceiver 10/100BaseT PHY 10/100BaseT PHY LAN WAN/LAN USB Interface USB UART 1 32bit-RISC 4K I-Cache 2K D-Cache Memory Controller EJTAG Controller Bus Arbiter Controller Ethernet 10/100 MAC Ethernet 10/100 MAC INT Interrupt controller PCMCIA Controller USB Transceiver RTC 10BaseT PHY UART 2 On Chip PLLs Flash RAM SDRAM IEEE802.11b WLAN Bluetooth Module UART transceiver 10/100BaseT PHY 10/100BaseT PHY LAN WAN/LAN USB Interface
WavePlus Technology Co., Ltd. WP3200 Home Gateway Processor Product Brief WP3200 Product Brief V1.55 2003/4/23 Page 2 of 2 Copyright WavePlus Technology Co., Ltd. No. 347, Hsin-Hu 2nd Rd., Neihu, Taipei, 114, Taiwan E-mail : sales@waveplus.com Tel:+886-2-87921856 Fax:+886-2-87922041 Descriptions: The WP3200 is Home Gateway processors integrate two Ethernet MACs and one internal 10M BaseT Phy. Beside the Ethernet, WP3200 also provides USB specification v1.1 slave interface, PCMCIA like interface, which provide the connectivity to Internet and home network. The high performance processor with high-speed memory bus interface can provide high data through put on the network applications. Software support OS: Linux 2.4.17 Drivers: UART, USB, PCMCIA, Ethernet, and Flash boot. Application: Firewall, NAT, httpd, DHCP and PPPoE. Typical Application: Residential Gateway: SOHO Routers, Gaming Consoles, Digital Modem, Set-top Box Broadband Access: xDSL, Cable, ISDN, Phone line Home Networking: Ethernet, Wireless LANs, Bluetooth™ Access Point, HomeRF, Printer Server Ordering Information: WP 3200 DQPB Information disclosed in this document is preliminary in nature and subject to change. WavePlus Technology Co., Ltd. reserves the right to make changes to its products without notice , and advises customers to verify that the information being relied on is current. Figure 2 System Diagram