VPOL10A-12W-SIP CUI | Alldatasheet
Document overview
- Manufacturer or author: Provided By ALLDATASHEET.COM(FREE DATASHEET DOWNLOAD SITE)
- PDF pages: 13
Technical content
rev. page date rev. page date DESCRIPTION: point of load converter 1 of 13 PART NUMBER: VPOL10A-12W-SIP 1. INTRODUCTION 2. VPOL10A-12W-SIP CONVERTER FEATURES 3. GENERAL DESCRIPTION
3.1 Electrical Description
3.2 Thermal Packaging and Physical Design. 4. TECHNICAL SPECIFICATIONS 5. MAIN FEATURES AND FUNCTIONS
5.1 Operating Temperature Range
5.2 Over-Temperature Protection (OTP)
5.3 Output Voltage Adjustment
5.4 Safe Operating Area (SOA)
5.5 Over Current Protection
5.6 Remote ON/OFF
5.7 UVLO (Under-Voltage Lockout)
5.8 Output Voltage Sequencing (Tracking)
- SAFETY 6.1 Input Fusing and Safety Considerations. 7. APPLICATIONS 7.1 Layout Design Challenges.
7.2 Convection Requirements for Cooling
7.3 Thermal Considerations
7.4 Power De-Rating Curves
7.5 Efficiency vs Load Curves
7.6 Input Capacitance at the Power Module
7.7 Test Set-Up
7.8 Remote Sense Compensation
7.9 VPOL10A-12W-SIP Series Output Voltage Adustment.
7.10 Output Ripple and Noise Measurement
7.11 Output Capacitance
- MECHANICAL OUTLINE DIAGRAMS
8.1 VPOL10A-12W-SIP Mechanical Outline Diagrams
features
- industry standard pin out * high efficiency to 90% * 300 KHz switching frequency * 6.0-14 VDC wide input range * 0.75-5.0 VDC wide output range * over temperature protection * continuous short circuit protection * remote on/off * cost-efficient open frame design * UL/C-UL60950 certified * output voltage sequencing (tracking) * power good signal
converters are extremely reliable.
- VPOL10A-12W-SIP Converter Features
Monotonic Startup with pre-bias at the output. Figure 1. Extremely high efficiency power conversion is achieved through the use of synchronous rectification and drive techniques. converter will shut down to protect the unit. Figure 1. Electrical Block Diagram 3.2 Thermal Packaging and Physical Design. optimized, ensuring that control components are not thermally stressed. The converter is an open-frame product and has no case or case pin. offers high reliability and easy diagnostics.
rev. page date DESCRIPTION: point of load converter 3 of 13 PART NUMBER: VPOL10A-12W-SIP 4. Technical Specifications (All specifications are typical at nominal input, full load at 25°C unless otherwise noted.) PARAMETER NOTES and CONDITIONS Device Min. Typical Max. Units ABSOLUTE MAXIMUM RATINGS Input Voltage Continuous ALL 0 16 Vdc Operating Temp erature See Thermal Considerations Section ALL -40 +85 °C Storage Temperature ALL -55 +125 °C INPUT CHARACTERISTICS Operating Input Voltage Vo=4.5V Vo=5.0V ALL 6.0 6.5
14 Vdc
Input Under-Voltage Lockout Turn-On Voltage Threshold ALL 5.0 Vdc Turn-Off Voltage Threshold ALL 4.0 Vdc Lockout Hysteresis Voltage ALL 1.0 Vdc Maximum Input Current Vin=0 to 14Vdc , Io=Io,max. ALL 10 A No-Load Input Current Vo=0.7525V Vo=1.2V Vo=1.5V Vo=1.8V Vo=2.0V Vo=2.5V Vo=3.3V Vo=5.0V ALL mA Off Converter Input Current Shutdown input idle current ALL 10 mA Inrush Current (I t) ALL 0.4 A s Input Reflected-Ripple Current P-P thru 1uH inductor, 5Hz to 20MHz ALL 200 mA OUTPUT CHARACTERISTIC Output Voltage Set Point Vin=Nominal Vin , Io=Io.max, Tc=25 ALL -1.5% Vo,set +1.5% Vdc Output Voltage Trim Adjustment Range Selected by an external resistor ALL 0.7525 5.0 Vdc Output Voltage Regulation Load Regulation Io=Io.min to Io.max ALL -0.5 +0.5 % Line Regulation Vin=low line to high line ALL -0.2 +0.2 % Temperature Coefficient Ta=-40°C to 85°C ALL -0.03 +0.03 %/ Output Voltage Ripple and Noise 5Hz to 20MHz bandwidth Peak-to-Peak Full Load, 1uF ceramic and 10uF tantalum ALL 75 mV RMS Full Load, 1uF ceramic and 10uF tantalum ALL 30 mV External Capacitive Load Low ESR ALL 8000 uF Operating Output Current Range ALL 0 10 A Output DC Current-Limit Inception Output Voltage =90% Nominal Output Voltage ALL 15 20 25 A Shout Circuit Protection Continuous with Hiccup Mode Sequency Slew Rate Capability dVSEQ/dt 0.1 1.0 V/ms Sequencing Delay Time 10 ms Tracking Accuracy Power up Power down ALL 200 400 mV Power Good Signal Asserted Logic High Vo Suffix “P” 90 110 %
rev. page date DESCRIPTION: point of load converter 4 of 13 PART NUMBER: VPOL10A-12W-SIP Error Brand 50% Step Load Change, di/dt=2.5A/us ALL 200 mV Setting Time (within 1% Vout nominal) 50% Step Load Change, di/dt=2.5A/us ALL 200 us EFFICIENCY 100% Load Vo=0.7525V Vo=1.2V Vo=1.5V Vo=1.8V Vo=2.0V Vo=2.5V Vo=3.3V Vo=5.0V ALL ISOLATION CHARACTERISTICS Input to Output Non-isolation ALL 0 Vdc FEATURE CHARACTERISTICS Switching Frequency ALL 300 KHz ON/OFF Control, Positive Logic Remote On/Off Logic Low (Module Off) Logic High (Module On) or Open Circuit VPOL10A-12W-SIP 0.4 Vin Vdc Vdc ON/OFF Control, Negative Logic Remote On/Off Logic Low (Module On) Logic High (Module Off) or Open Circuit VPOL10A-12W-SIP 2.8 0.4 Vin Vdc Vdc ON/OFF Current (for both remote on/off logic) Ion/off at Von/off=0.0V ALL 1 mA Leakage Current (for both remote on/off logic) Logic High, Von/off=14V ALL 1 mA Turn-On Delay and Rise Time Turn-On Delay Time, From On/Off Control Von/off to 10%Vo,set ALL 3 ms Turn-On Delay Time, From Input Vin,min. to 10%Vo,set ALL 3 ms Output Voltage Rise Time 10%Vo,set to 90%Vo,set ALL 4 ms Over Temperature Protection ALL 130 GENERAL SPECIFICATIONS MTBF Io=100%of Io.max;Ta=25°C per MIL-HDBK- 217F ALL 0.92 M hours Weight ALL 8.5 grams
- Main Features and Functions
Air velocity (forced or natural convection). Mounting orientation of converter PCB with respect to the Airflow. Motherboard PCB design, especially ground and power planes. These can be effective heat sinks for the converter. such as external overload condition or a system fan failure. Figure 2. Maximum Output Current Safe Operating Area All different voltage models have a full continuous short-circuit protection. Figure 3. Positive Remote ON/OFF Input Drive Circuit Figure 4. Negative Remote ON/OFF Input Drive Circuit
hysteresis (about 1V) built in to provide noise immunity at start-up. to ensure a controlled shutdown of the modules. Figure 5. Example testing circuit of sequencing function Figure 6. Example testing circuit of sequencing function Figure 7. Example testing circuit of sequencing function
rev. page date DESCRIPTION: point of load converter 8 of 13 PART NUMBER: VPOL10A-12W-SIP 0 1 0 2 03 04 0 5 06 07 08 0 9 0 1 0 0 Ambient T emperature( C) Output Current(A) 100LFM 0LFM 300LFM o 200LFM TYPICAL POWER DERATING FOR 5 Vin 3.3 Vout NOTE: 1. specific input & output derating curves available, please contact V-Infinity for detail
rev. page date DESCRIPTION: point of load converter 9 of 13 PART NUMBER: VPOL10A-12W-SIP VPOL10A-12W-SIP Vo=5.0V (Eff Vs Io) 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.5V 12V 14V VPOL10A-12W-SIP Vo=3.3V (Eff Vs Io) 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.0V 12V 14V VPOL10A-12W-SIP Vo=1.8V (Eff Vs Io) 60% 65% 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.0V 12V 14V VPOL10A-12W-SIP Vo=2.5V (Eff Vs Io) 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.0V 12V 14V
rev. page date DESCRIPTION: point of load converter 10 of 13 PART NUMBER: VPOL10A-12W-SIP VPOLW10A-12-SIP Vo=2.0V (Eff Vs Io) 60% 65% 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.0V 12V 14V VPOL10A-12W-SIP Vo=1.5V (Eff Vs Io) 60% 65% 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.0V 12V 14V VPOL10A-12W-SIP Vo=1.2V (Eff Vs Io) 60% 65% 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.0V 12V 14V VPOL10A-12W-SIP Vo=0.75V (Eff Vs Io) 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 0123456789 1 0 Current Load (A) Efficincy (%) 6.0V 12V 14V
close to the converter input pins to de-couple distribution inductance. high capacitance, high ripple rating and low ESR (typical <100mohm). of 1uH. Current is measured at the input of the module. Figure 12. Input Reflected-Ripple Test Setup Load regulation and line regulation. Where: VHL is the output voltage of maximum input voltage at full load. VLL is the output voltage of minimum input voltage at full load. Figure 13. VPOL10A-12W-SIP Series Test Setup exceed 500mV for remote compensation to work. voltage multiplied by the output current (VO x IO). module remains at or below the maximum rated power. Figure 14. Circuit Configuration for Remote Sense Operation
7.9 VPOL10A-12W-SIP Series Output Voltage
Figure 15. Trim-up Voltage Setup
0.7525 Open
- a coaxial cable with a 50ohm termination was used to prevent
Figure 16. Output Voltage Ripple and Noise Measurement Set-Up low ESR output capacitors should be located close to the point of load. considerations for low resistance and low inductance tracks.
rev. page date DESCRIPTION: point of load converter 13 of 13 PART NUMBER: VPOL10A-12W-SIP 8. Mechanical Outline Diagrams Dimensions are in millimeters and inches otherwise noted All Dimmension In Inches(mm) To lerance : LAYOUT PATT ERN TOP VIEW 0.33(8.4)0.29(7.4) 1.1mm PLATED THROUGH HOLE 1.6mm PAD SIZE 0.025(0.64) 0.900(22.90) 2.00(50.8) 54321 0.14(3.6) 0.100(2.54) 0.400(10.20) SIZE SIP 0.510(12.95) 121110987 0.050(1.30) 0.010(0.25) min. 0.28(7.1) 0.025(0.64) 0.23(5.8) 0.327(8.30)max. PIN CONNECTION FUNCTION +Output +Output +Sense +Output Common No Pin / PGood Pin Common +V Input +V Input Sequency Trim
12 On/Off Control
Figure 17 VPOL10A-12W-SIP Mechanical Outline Diagram