VPA1000 RENESAS | Alldatasheet
Document overview
- Manufacturer or author: Provided By alldatasheet.com(free datasheet download site)
- PDF pages: 13
Technical content
Features
/square4 Low cost alternative to buck regulator /square4 Saves up to ~500mW compared to standard LDO /square4 Small PCB footprint /square4 1.2V, 1.5V, or 1.8V fixed output voltages /square4 300mA maximum output current /square4 3.3V to 1.2V with 72% efficiency /square4 High frequency (2.4MHz) reduces size of external components /square4 Shortfcircuit current protection /square4 Overftemperature protection /square4 Soft start /square4 TSOTf6 package
Applications
/square4 Notebook computers /square4 Handsets /square4 Battery powered equipment
Description
The VPA1000 is a low voltage 0.5x regulated step-down charge pump. It is designed as a low cost replacement for inductor-based step-down switching regulators (buck), or a high efficiency replacement for linear regulators (LDO). At full load, it can save nearly 500mW of power compared to a standard LDO, making it ideal for low cost battery powered applications. The VPA1000 can also be put in a micro-power shutdown mode with 1µA nominal input current to extend battery life when not in use. The VPA1000 is available in a TSOT-6 package and characterized over the industrial temperature range of -40°C to +85°C. Typical Application Circuit F igure 1. VPA1000DYGI-12 Typical Application Circuit
January 21, 2010 2 Table of Contents S
Revision History
January 2010 – Rev 1.0: Initial Version
Table 1. Absolute Maximum Ratings Summary conditions for extended periods may affect reliability. Table 2. Package Thermal Resistivity and other unlisted variables.
January 21, 2010 4 SPECIFICATION TABLE VIN = 2.7V to 5V; ENBL = HIGH; C IN = 2.2µF, C FLY = 1µF, C OUT = 4.7µF. Unless otherwise specified, all specifications are t ested under TA = 25°C. The ◙ denotes specifications that apply for TA = -40°C to +85°C. [Note 4] Ta ble 3. Input Specification SYMBOL PARAMETER CO NDITIONS ◙ MIN TYP MAX UNITS VIN Operating input voltage range ◙ 2.7 5 V 3V < VIN < 5V 3 00 mA IOUT Maximum output current .7V < VIN ≤ 3V 1 50 mA UVLO Under voltage lockout VIN rising 2 .1 2.4 V Under voltage lockout hysteresis 0.1 V IQ V IN quiescent current VIN = 3.3V 1 .65 mA ISD V IN shutdown current VIN = 3.3V, VOUT = 0V, E NBL = 0V 1 2 µA Output voltage accuracy under all co nditions ◙ -3 3 % Output voltage load regulation IOUT = 30mA to 300mA 0 .5 % Output voltage line regulation Over full input range , IOUT = 30mA .4 % Output voltage temperature regulation Over full inpu t range, IOUT = 30mA .004 %/°C fOSC Charge pump switching frequency I OUT = 30mA ◙ 2.0 2.4 2.8 MHz ISC Short circuit current (folded back current) V OUT = 0V, VIN = 3.3V 1 20 mA VDO Charge pump dropout voltage IOUT = 300mA, Note 5] ◙ 200 300 mV Req Equivalent series resistance VIN = 3V, IOUT = 300mA, Note 6] 0.6 1 Ω TSD Over-temperature protection trip point [Note 6] 1 33 °C Over-temperature protection hysteresis [Note 6] 15 °C tSS Soft start time 7 5 µs VENBL_l ENBL pin low level ◙ 0 .4 V VENBL_h ENBL pin high level ◙ 1.6 V [Note 4] Specifications over the -40°C to +85°C operation ambient temperature are guaranteed by design, characterization and statistical correlation. [Note 5] Minimum input voltage is measured when output voltage is reduced by 2% as compared to the nominal condition under full load. Dropout is calculated as VIN(MIN)/2 – VOUT. [Note 6] Guaranteed by design, not 100% production tested.
January 21, 2010 5 TYPICAL PERFORMANCE CHARACTERISTICS 1.10 1.12 1.14 1.16 1.18 1.20 1.22 1.24 1.26 1.28 1.30 0 50 100 150 200 250 300 IOUT (mA) V OUT (V) V IN=3.3V TA =25° C Fi gure 2. Output Voltage vs. Output Current 100 0 50 100 150 200 250 300 IOUT (mA) Efficiency (%) V OUT =1.2V TA=25° C V IN=3.0V V IN=3.3V V IN=4.2V Fi gure 3. Efficiency vs. Output Current 1.10 1.12 1.14 1.16 1.18 1.20 1.22 1.24 1.26 1.28 1.30 3 3.5 4 4.5 5 5.5 V IN (V) V OUT (V) TA=25° C IOUT =0mA IOUT =300mA IOUT =150mA Fi gure 4. Output Voltage vs. Input Voltage 1.0 1.5 2.0 2.5 3.0 3 3.5 4 4.5 5 5.5 V IN (V) IQ (mA) TA =-40° C TA =85° C TA=25° C Fi gure 5. Quiescent Current vs. Input Voltage 2.0 2.2 2.4 2.6 2.8 3.0 3 3.5 4 4.5 5 5.5 V IN (V) Switching Frequency (MHz) TA =-40° C TA =85° CTA =25° C Fi gure 6. Charge Pump Switching Frequency vs. Input Voltage 2.30 2.40 2.50 2.60 2.70 2.80 2.90 3.00 0 50 100 150 200 250 300 Output Current (mA) Minimum Input Voltage (V) V OUT =1.2V TA =25° C TA =-40° C TA =85° C Fi gure 7. Minimum Input Voltage vs. Output Current
January 21, 2010 6 Fi gure 8. Power Up with No Load and V IN = 3.3V Fi gure 9. Enable/Disable with I OUT = 150mA a nd V IN = 3.3V Fi gure 10. Load Transient Response for IOUT = 0mA to 150mA Fi gure 11. Load Transient Response for IOUT = 50mA to 150mA and V IN = 3.3V Fi gure 12. Line Transient Response from V IN = 3.3V to 4.3V for IOUT = 200mA Fi gure 13. Output Voltage Ripple for I OUT = 150mA a nd V IN = 3.3V VIN /div VOUT 500mV /div EN /div VOUT 500mV /div IOUT 100mA /div VOUT 50mV /div AC IOUT 50mA /div VOUT 50mV /div AC IOUT 50mA /div VOUT 10mV /div AC VIN /div IOUT 50mV /div AC
Table 4. Pin Descriptions 1 VIN Input Power supply input voltage. Place a decoupling 1µF capacitor next to this pin. 2 GND Ground connection for the IC. enters a micro-power shutdown mode. 4 C1N Negative terminal of the flying capacitor. 6 C1P Positive terminal of the flying capacitor.
January 21, 2010 8 FUNCTIONAL DIAGRAM
2 Phase
C harge Pump Soft Start2.4MHz O scillator Over Temp P rotection Short Circuit P rotection Error Amplifier IMAX VREF VOUTVIN E NBL C1P C1N GND Fi gure 15. VPA1000 Functional Diagram
January 21, 2010 9 THEORY OF OPERATION The VPA1000 is a 0.5x regulated charge pump operating a t constant frequency with 50% duty cycle. During the first phase, flying capacitor CFLY is placed in series with output c apacitor COUT. The input current charges both the flying c apacitor and output capacitor, and supplies the output load. During the second phase, the output capacitor and the flying capacitor are placed in parallel, and both capacitors are discharged to supply the output load. Since VIN conducts to V OUT with 50% duty cycle, the average i nput current is equal to 50% of the output current. Thus, the efficiency is approximately double than that of a standard LDO. VI N VOUT 1µ F 7µ F VI N VOUT Phase 1 P hase 2 CFLY COUT 1µ F CF LY 4.7µ F COUT Fi gure 16. 0.5x Charge Pump Two Phase Operation Figure 17. Input Current Flowing Diagram with a nominal value of 75µs. urrent is limited to 120mA during short-circuit conditions.
January 21, 2010 10 APPLICATION The VPA1000 is designed as a low cost replacement for a sw itching buck regulator, or a high efficiency replacement for a standard linear regulator (LDO). With a simple application circuit and small PCB footprint, the VPA1000 is an ideal component for low power, low cost systems. C1P C1N EN BL VIN VOUT 1µ F 4.7µ F 1µ F 3V 1.2V VIN CI N ON OFF COU T VOU T CFLY GND Fig ure 18. VPA1000DYGI-12 Typical Application Circuit Enable/Shutdown The VPA1000 is enabled and shut down by applying a lo gic high or logic low to the ENBL pin. When the device is in shut down mode, the supply current will drop to 1µA. If this feature is not used, the ENBL pin should be tied to VIN to permanently enable the device. Capacitor Selection The VPA1000 requires one input capacitor, one flying ca pacitor, and one output capacitor. Low ESR ceramic capacitors should be chosen, and X5R and X7R are recommended for their better performance over the -40°C to 85°C and -40°C to 125°C temperature ranges, respectively. A minimum 1µF input capacitor should be used to bypass the input voltage. The flying capacitor value should be between 0.1µF and 1µF. Smaller flying capacitor will reduce the output overshoot during startup while larger flying capacitor will reduce the output ripple. To ensure stability over its operating current range, at least a 4.7µF output capacitor is required. Higher output capacitance will help to reduce the output ripple and will have better transient response performance. Thermal Considerations To prevent the device from exceeding its maximum power ha ndling capability, it is important to keep the device junction temperature below 125°C. Use the following equations to calculate the maximum allowable power dissipation. JA AJ(MAX) D(MAX) θ ) T - (T P = [3] wh ere T A is the ambient temperature, and θ JA is the pa ckage thermal resistance from junction to ambient, which is 118°C/W for TSOT-6 with JESD51 standards. Thus, the power dissipation for the charge pump can be calculated as: ) V (0.5V I POUT INOUT D −= [ 4] For example, with VIN = 3.3V, VOUT = 1.2V, IOUT = 150mA, an d T A = 25°C and using the above equations, the ma ximum allowable power dissipation is: 0.85WC/W118 C) 25 - C (125PD(MAX) =° °°= [5] and the power dissipated by the charge pump is 0.0675W wi th the above conditions. If power dissipation exceeds the maximum allowable power dissipation, a larger copper area or extra heat sink may be required. Layout Considerations To optimize the device performance, keep all capacitors cl ose to the device pins, and connect all ground connections to a ground plane.
January 21, 2010 1 1 PACKAGE OUTLINE DRAWING Fi gure 19. Package Outline Drawing
e 5. Ordering Summary PART NUMBER MARKING VOLTAGE O PTION PACKAGE AMBIENT TEMP. RANGE SHIPPING CARRIER QUANTITY VPA1000DYGI-12 00A0I 1.2V TSOT-6 -40°C to +85°C Tape or Canister 25 VPA1000DYGI-128 00A0I 1.2V TSOT-6 -40°C to +85°C Tape and Reel 2,500 /barb2right/barb2right /barb2right/barb2rightOTHER VOLTAGE OPTIONS ARE AVAILABLE UPON REQUEST.
© 202 Renesas Electronics Corporation. All rights reserved. IMPORTANT NOTICE AND DISCLAIMER RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products. ('LVFODLPHURev.1.0 Mar 2020) Corporate Headquarters Contact Information TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales www.renesas.com office, please visit: www.renesas.com/contact/ Trademarks Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.